Portwell PEB-2131VG2A, Руководство пользователя

Страница: 22 / 55

System Installation
PEB-2131VG2A User’s Manual 3-4
3.4 Clear CMOS Operation
The following table indicates how to enable/disable Clear CMOS Function hardware
circuit by putting jumpers at proper position.
JP1 Function
1-2 Short Charge (Normal)
Ì
2-3 Short Clear CMOS (Clear)
3.5 WDT Function
WDT Programming Guide
There are two PNP I/O port addresses that can be used to configure WDT,
1) 0x2E:EFIR (Extended Function Index Register, for identifying CR index number)
2) 0x2F:EFDR (Extended Function Data Register, for accessing desired CR)
Below are some example codes, which demonstrate the use of WDT.
// Enter Extended Function Mode
outp(0x002E, 0x87);
outp(0x002E, 0x87);
// Select Logic Device 8
outp(0x002E, 0x07);
outp(0x002F, 0x08);
// Assign Pin 77 WDTO Enable
outp(0x002E, 0x30);
outp(0x002F, inp(0x002F)
& 0x01);
// Select Count Mode
outp(0x002E, 0xF5);
outp(0x002F, (inp(0x002F)
& 0xF7) | ( Count-mode Register & 0x08));
// Specify Time-out Value
outp(0x002E, 0xF6);
outp(0x002F,
Time-out Value Register );
// Disable WDT reset by keyboard/mouse interrupts
outp(0x002E, 0xF7);
outp(0x002F, 0x00);