Panasonic SA-PMX100EG, Руководство по обслуживанию

Страница: 55 / 74

55
12.4. RELAY CIRCUIT (2/2)
15 1 6 1 7 18 19 2 0 2 1 22 2 3 2 4 2 5 26 27 2 8
15 1 6 1 7 18 19 2 0 2 1 22 2 3 2 4 2 5 26 27 2 8
A
C
D
B
E
G
H
F
E REL AY CIRCUIT
S CHEM A TIC DI A GR A M - 3
SA -PMX100EG REL AY CIRCUIT
2 / 2 1/ 2
TO REL AY
CIRCUIT (1/ 2 )
P1
: +B S IGN A L LINE : A UDIO S IGN A L LINE : U S B/L A N S IGN A L LINE
100
R8304
0.1
C8 2 91
0.1
C8 2 90
DGND
100
R8 2 95
100 R8 2 8 7
100 R8 2 94
100 R8 2 8 6
C8 2 95
0.1
0.1 C8305
LB8 26 8
J0J Y C0000 6 5 6
0.1
C8 2 94
0.1
C8 2 8 7
1 2 K
R8 27 9
0
R8 2 93
0
0.1
C8 2 9 6
0.1
C8 2 9 2
0 R8 2 9 2
10K R8 2 91
10K
R8 2 90
0.1
C8301
0.1
C830 2
R8
2
84
1M
2 3
1 4
X8
2
00
H0J1
2
05000
77
R8 2 85
100
LB81 6 5
J0J Y C0000 6 5 6
J0J Y C0000 6 5 6
LB81 67
0.1
C8303
J0J Y C0000 6 5 6
LB81 66
C8 2 98
R8 2 99
0
C8 2 89
0.1
0
0.1
R8 2 30
33 R833 7
33 R8338
33 R8339
0 R8 2 31
0.1
C8 2 9 7
0.1
C8 2 88 C8 2 93
0.1
C8308
10
C830 7
10
C830 6
10
6
7
5
9
13
15
14
11
10
1 2
2 1
22
18
1 6
1 7
2 0
19
8
1
3
4
2
2 4
2 4
1
2 3
CN80 2 0
TO M A IN P.C.B.
(CN8010)
109
72
10 7
84
85
80
81
77
76
7 8
7 4
7 3
7 5
7 9
83
8 2
93
94
9 2
9 6
95
89
90
8 7
88
91
99
9 7
98
8 6
105
101
10 2
100
104
103
10 6
108
114 113 115 111 11 2 1 2 9 1 27 1 26 1 2 8 130 1 2 31 22 1 2 5 1 2 4 14 2 140 141 144 143 138 13 6 134 13 2 131 133 135 13 7 139 11 7 11 6 119 118 1 2 0 1 2 1 110
62 6 0 58 5 6 54 5 2 53 55 5 7 59 6 1 6 4 6 3 48 4 6 45 4 7 49 40 4 2 41 38 3 7
3 6
39
34
35
44 43
3 2
30
2 9
31
33
51 50
27
2 8
2 5
2 3
2 1
2 0
19
22
2 4
26
6 5 66 67
5
6
3
1
2
4
13
14
11
1 2
18
1 6
15
1 7
9
8
7
10
7 1 6 9 6 8 7 0
C 2 DB YY 001503
MICROCONTROLLER
IC8 2 00
10P
C8 2 99
10P
C8300
R 6 014 0
R 6 015 0
R 6 013
0
C 6 003
1000P
2
G 2
1
4
G1
3
CN 6 004
0.1
C8304
10
R8 2 98
2 . 2
C8 277
22 K
R8340
5
6
1
3
4
2
8
7
CN8 2 53
P
7
_
6
W
A
KEUP0
P
7
_5
P
7
_4
V
DDREG /RE
S
ET
RTC_
A
L
A
RM
RTCX
2
V
B
A
T
P1_
7
P1_9 P1_8 P1_4 P1_
6
P1_5 P1_10 P5_3 P1_11
TDI
DBGEN
P0_1
P0_0
P4_9
TM S / S WDIO
TDO/ S WO
/TR S T
TCK/ S WDCLK
TDI
TM S
TCK
U S B PORT
(PC IN)
FOR
S OFTW A RE
DOWNLO A D
TR S T
P4_1
P4_ 2
P4_ 7
P4_8
P4_4
P4_ 6
P4_5
P4_3
P4_0
U S B0_ VSSA _REF
V DDREG
D-
V BU S
DGND
D+
U S B0_ V BU S
U S B0_ID
V DDIO
XT A L1
VSS IO
U S B0_DM
U S B0_DP
XT A L 2
U S B0_ V DD A 3 V 3
A DC0_1/ A DC1_1
U S B0_RREF
P4_10 [35]
V DDIO [3 6 ]
P
7
_
7
A
DC0_3/
A
DC1_3
V
DD
A
VSSA
A
DC0_
7
/
A
DC1_
7
A
DC0_4/
A
DC1_4
A DC0_5/ A DC1_5 [144]
A DC0_ 2 / A DC1_ 2 [143]
A DC0_ 6 / A DC1/ 6 [14 2 ]
V DDIO [141]
A DC0_0/ A DC1_0/D A C
U S B0_ VSSA _TERM
U S B0_ V DD A 3 V 3_DRI V ER
TDO
GND
3R3 V
RE S ET
P5_1 VSS
IO
P5_0 P1_0 P1_3 P5_
2
CLK0 P1_1 P1_
2
V
DDIO
P5_
6
P5_5 P9_
6
P5_
7
P9_5 P5_4
P3_8 P3_1 P3_
2
I
2S
0_TX_
S
D
A
I
2S
0_TX_W
S
P 2 _1 2
P 2 _11
P 2 _13
V
DDIO
I
2S
0_TX_
S
CK
V DDIO
P 2 _8
CLK 2
P 2 _ 6
P 6 _9
P 2 _ 7
P 6 _10
V DDREG
P 2 _9
P 6 _1 2
P 2 _10
P 7 _0 [110]
VSS IO [109]
P 6 _11
/IRQ_REQ
P 2 _5
DGND
MR_RE S ET
MR_RE S ET
H S _U A RT_TX
NXP_ S CL
DGND
MR_LRCK
NXP_ S D A
DGND
MR_ S D A T A
MR_BCLK
H S _U A RT_RX
H S _U A RT_TX
H S _U A RT_RX
I 2 C0_ S D A
I 2 C0_ S CL
P3_3 P3_5 P3_4
PF_4
P
7
_3
P3_
7
P3_
6
P1_1
2
P 6 _1 [ 7 4]
P 6 _0 [ 7 3]
PW_3.3 V _MR
ASY NC_UNLOCK
P 6 _4
ASY NC_RE S ET
ASY NC_RE S ET
P 2 _1
P 6 _ 2
P 2 _0
V DDIO
VSS IO
PW_3.3 V _MR
PW_3.3 V _MR
PW_3.3 V _MR
P 6 _3
P1_1
6
P1_14 P1_15 P1_
2
0
V
DDIO
P1_1
7
P1_19 P1_18 P1_13 V
DDREG
PW_3.3 V _MR
NXP_ S EL
NXP_ S EL
NXP_RE S ET
/RE A D Y
MUTE_REQ
ASY NC_UNLOCK
PW_3.3 V _MR
DGND
U S B1_DM
P 6 _8
P 2 _3
P 6 _ 6
P 6 _5
P 6 _ 7
P 2 _ 2
P 2 _4
U S B1_DP
RTCX1