Panasonic SA-AK330GC, Руководство по обслуживанию

Страница: 85 / 106

Pin No. Mark I/O Function
13 D2+ O Motor driver (2) forward-action
output
14 D3- O Motor driver (3) reverse-action
output
15 D3+ O Crystal oscillating circuit input (f =
16.9344MHz)
16 D4- O Motor driver (4) reverse-action
output
17 D4+ O Motor driver (4) forward-action
output
18 N.C. - No Connection
19 PGND2 - Ground connection (2) for driver
20 PVCC2 - Power supply (2) for driver
21 VCC - Power supply terminal
22 VREF - Reference voltage input
23 IN4 I Motor driver (4) input
24 IN3 I Motor driver (3) input
25 RSTIN I Reset terminal
26 N.C. - No Connection
20.3. IC2801 (C2CBJG000564)
System Microprocessor
Pin No. Mark I/O Function
1 LM_L I Level Meter Left
2 N.C. - No Connection
3 PLLCE O PLL Chip Select
4 RDS_DAT I RDS Data Input
5 RDS_CLK I RDS Clock Input
6 N.C. - No Connection
7 N.C. - No Connection
8 BYTE I External Data Bus Width
Select Input
9 CNVss/EFP_CNVss - Flash Mode Terminal
(Connect to ground)
10 Xc_in - 32.768 kHz Sub Clock
11 Xc_out - 32.768 kHz Sub Clock
12 /RESET/EFP_RESE
T I Reset Input (ACTIVE L)
13 X_out - 10 MHz Main Clock
14 Vss - Ground (0V)
15 X_in - 10 MHz Main Clock
16 Vcc - Power Supply (+5V)
17 /NMI - Connect to Vcc (+5V)
18 RMT I Remote Control Input
19 BLKCK I CD Block Clock Input
(Inverted)
20 SYNC I AC Failure Detect Input
21 ST/DO I Tuner IF Data/ Stereo Input
22 SD I Tuner Signal Detect Input
23 Harmonic_SW I/O *3 Harmonic Switch (Active
L)
24 SW_LV 1 O *4 Sub-Woofer Level 1
25 SW_LV 2 O *4 Sub-Woofer Level 2
26 ASP_DAT O ASP Data
27 ASP_CLK O ASP Clock
28 N.C. - No Connection
29 PLLDATA O PLL DATA
30 PLLCLK O PLLCLK
31 REG 8 I Region Setting 8 (Subwoofer)
32 REG 7 I Region Setting 7 (MIC)
33 REG 6 I Region Setting 6 (RDS)
34 REG 5 I Region Setting 5 (Optical
Out)
35 REG 4 I Region Setting 4 (Deck
Mechanism)
36 REG 3 I Region Setting 3 (Tuner)
37 REG 2 I Region Setting 2 (Tuner)
Pin No. Mark I/O Function
38 REG 1 I Region Setting 1 (Tuner)
39 MUTE_H O HIC Mute
40 MUTE_A O Audio Mute
41 EE_CS/EFP_/EPM O EEPROM Chip Select
42 EE_CLK O EEPROM Clock
43 EE_DAT I/O EEPROM Data
44 CD1_LED - No Connection
45 CD2_LED - No Connection
46 PCONT/EFP_/CE O Main Transformer Control
Output
47 DCDET I DC Detect Input
48-51 N.C. - No Connection
52 HALF_1 I Deck 1 Half Playback Input
53 MODE_1 I Deck 1 Mode Playback Input
54 SW_LED O *2 Sub Woofer LED
55 N.C. - No Connection
56 PLG1 O Deck 1 plunger control
57 PLG2 O Deck 2 plunger control
58 MTR I/O Deck motor control
(“L” for motor ON)
59 REC I/O L when record circuit is
operating
60 DECK1_H O H when DECK 1 P/B head is
selected
61 N.C. - No Connection
62 Vcc - Power Supply (+5V)
63 N.C. - No Connection
64 Vss - Ground (0V)
65 DMT - No Connection
66 BPI - No Connection
67 V_JOG_A I Volume Jog A
68 V_JOG_B I Volume Jog B
69 EX1_CLK I/O *1 I/O Expander Clock
70 EX1_DAT I/O *1 I/O Expander Data
71 FL_RESET I Reset Input (ACTIVE L)
72 FL_CS I/O FL Driver Chip Select
73 FL_DOUT O Serial Data To FL Driver
(Output)
74 FL_CLK I/O Serial Clock To FL Driver
75 /CD - No Connection
76 SSEQ_LED O Super Sound EQ LED
77 CD_RST O CD Reset Output
78 STATUS I CD Servo LSI Status Input
79 MLD O CD Command Load Output
80 MDATA O CD Command Data Output
81 MCLK O CD Command Clock Output
82 /RESTSW I CD Limit Switch Input for the
Most Inner Point (Active Low)
83 CHG_HLF O Changer Half Drive Output
84 CHG_CW O Changer Motor Clockwise
Output
85 CHG_CCW O Changer Motor
Counterclockwise Output
86 CHG_SW1 I CD Changer Switch 1 Input
87 CHG_SW2 I CD Changer Switch 2 Input
88 CHG_PLR O Changer Plunger Output
89 CHG_AD2 I Changer AD Detection Input
(Position/Bottom)
90 CHG_AD1 I Changer AD Detection Input
(Open/Clamp)
91 DECK2 I DECK CONDITION INPUT 2
(R_INHF/MODE2/HALF2)
92 KEY3 I KEY3 INPUT
93 KEY2 I KEY2 INPUT
94 KEY1 I KEY1 INPUT
95 PHOTO_2 I Rotation Detection Signal
(Deck 2)
96 AVss - Analog Power Supply Input
(Connect to GND)
85
SA-AK330GC / SA-AK330GN