PGA26E07BA-SWEVB008 Ver. 1.2
11
Test circuits
- Slew rate test circuit
Figure 5: Low Side slew rate Test circuit
When the inductor L1 is connected between VPN and LX, boost configuration is formed (also refer as low
side test). The low side GaN transistor QA is active in boost mode. The pulses generated by dead time
circuit to drive isolator SI8275GB must not be overlapping. This is to prevent both QA and QB turn on at the
same time and the shoot-through current could damage the circuit.
Figure 6: High Side slew rate Test circuit
When the inductor L1 is connected between LX and VS, buck configuration is formed (also refer as high side
test). Please note that the output connection of the dead time circuit is changed accordingly so the high side
GaN transistor QB acts as active power switch in buck mode.
Содержание PGA26E07BA-SWEVB008
Страница 28: ...PGA26E07BA SWEVB008 Ver 1 2 28 ...