http://cxema.ru
7
GEMINI
7.1
Introduction
Gemini contains the DSP, CPU, GSM timing functions and many peripheral functions. The software for the DSP is
contained in masked ROM.
7.2
Functional Description
Figure 1:
GEMINI Block Diagram
450-0701
7.2.1 Digital Signal Processor
The Digital signal processor (DSP) core is compatible with the Texas Instruments TMS350C5xx family of DSPs,
included in the DSP core is an interface to the CPU by a shared memory interface.
The DSP memory is also located within gemini, the ROM code size is determined by the size of the software.
7.2.2 CPU
The CPU is a 32 bit RISC CPU with 16bit instruction set. The CPU is designed to access 32bit memory and
peripherals, a further module within the Gemini chip allows access to 8 or 16bit memory.
Memory access times
Clock Speed
Memory Access Time
Additional Access time per wait state
19.5MHz
41nS
51nS
13MHz
67nS
77nS
9.75MHz
91nS
102nS
6.5MHz
144nS
154nS
4.875MHz
194nS
204nS
3.75MHz
298nS
308nS
For 120nS access FLASH and RAM a 6.5MHz clock gives 0 wait state access to both devices.
MCUK971001G8
Section 7
Issue 1
Technical Guide
7 - 1
Revision 0
GEMINI
TIMER
TDMA
GSM
TPU
DSP
CORE
SIM
I/F
JT
AG
DSP
ROM
DSP
RAM
IRQ
MEM
I/F
SERIAL
I/F
I/O
PWM
UAR
T
ARM