opto engineering LTDVE8CH, Инструкция по эксплуатации

Страница: 45 / 81

LTDVE8CH– INSTRUCTIONS MANUAL
44
Allowed values are in the range from 0 to 3 and are listed below. Avoid operation with non-listed
values.

When 0x0 a time base of 1 µs is selected (default value)

When 0x1 a time base of 10 µs is selected

When 0x2 a time base of 100 µs is selected

When 0x3 a time base of 1000 µs is selected
Bit fields [15:2] of these registers are unused. When writing these bits, they must be set to zero.
14.2.10. Registers GEN_DLY_CNT[0:15]
Each bit field [9:0] of these sixteen registers holds the actual count for the generation of the pulse
delay in the relevant pulse generator.

GEN_DLY_CNT0 : pulse delay setting for generator 1

GEN_DLY_CNT1 : pulse delay setting for generator 2

GEN_DLY_CNT2 : pulse delay setting for generator 3

GEN_DLY_CNT3 : pulse delay setting for generator 4

GEN_DLY_CNT4 : pulse delay setting for generator 5

GEN_DLY_CNT5 : pulse delay setting for generator 6

GEN_DLY_CNT6 : pulse delay setting for generator 7

GEN_DLY_CNT7 : pulse delay setting for generator 8

GEN_DLY_CNT8 : pulse delay setting for generator 9

GEN_DLY_CNT9 : pulse delay setting for generator 10

GEN_DLY_CNT10 : pulse delay setting for generator 11

GEN_DLY_CNT11 : pulse delay setting for generator 12

GEN_DLY_CNT12 : pulse delay setting for generator 13

GEN_DLY_CNT13 : pulse delay setting for generator 14

GEN_DLY_CNT14 : pulse delay setting for generator 15

GEN_DLY_CNT15 : pulse delay setting for generator 16
Allowed values are in the range from 0 (default value) to 1023 (maximum value). Avoid operation
with non-allowed values.
According to the time base selected in register
GEN_DLY_BASE [x] and the count set in
GEN_DLY_CNT [x], the pulse delay may be calculated using the following formula:
Delay[x] [µs] = value(GEN_DLY_BASE[x]) * value(GEN_DLY_CNT[x])
The pulse delay may range from 0 µs to 1,023,000 µs with variable absolute resolution.
Bit fields [15:10] of these registers are unused. When writing these bits, they must be set to zero.
14.2.11. Registers GEN_WDT_BASE[0:15]
Each bit field [1:0] of these sixteen registers holds the time base selector for the generation of the