TX-SR606
IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-23
Q8001
: FLI30502
(LCD TV Controller with Worldwide Standard Sound Processor
and HDMI Receiver)-5/12
TERMINAL DESCRIPTION
Low bandwidth ADC input port
I/O
AP
AI
AI
AI
AI
AI
AG
Description
Analog Powet (3.3V) for Low Bandwidth ADC Block. Must be bypassed with a 0.1 uF capacitor.
Low Bandwidth Analog input 1. The input signal connected to this pin, must be bypassed with a
0.1 uF capacitor and could be in the range of 0 to 3.3V. (peak to peak)
Low Bandwidth Analog input 2. The input signal connected to this pin, must be bypassed with a
0.1 uF capacitor and could be in the range of 0 to 3.3V. (peak to peak)
Low Bandwidth Analog input 3. The input signal connected to this pin, must be bypassed with a
0.1 uF capacitor and could be in the range of 0 to 3.3V. (peak to peak)
Low Bandwidth Analog input 4. The input signal connected to this pin, must be bypassed with a
0.1 uF capacitor and could be in the range of 0 to 3.3V. (peak to peak)
Low Bandwidth Analog input 5. The input signal connected to this pin, must be bypassed with a
0.1 uF capacitor and could be in the range of 0 to 3.3V. (peak to peak)
This pin provides the Return Path for LBADC inputs. Must be directly connected to the analog
system ground plane on board.
Pin Name
VDDA33_LBADC
LBADC_IN1
LBADC_IN2
LBADC_IN3
LBADC_IN4
LBADC_IN5
VSSA3_LBADC
Pin #
1
2
3
4
5
6
7
RCLK PLL Pins
I/O
O
DP
DG
AO
AI
AP
Description
Test Output. Leave this pin open. This reserved for factory testing purpose.
Digital power (1.8V) for ADC digital logic. Must be bypassed with capacitor to ground plane.
Digital GND for ADC clocking circuit. Must be directly connected to the digital system ground
plane.
Crystal oscillator output. Connect to external crystal.
Reference clock (TCLK) from the 19.6608 MHz crystal oscillator. Connect to external crystal
oscillator.
Analog Power (3.3V) for RCLK PLL. Must be byppased with a 0.1 uF capacitor.
Pin Name
VBUFC_RPLL
VDD_RPLL_18
GND_RPLL_18
XTAL
TCLK
AVDD_RPLL_33
Pin #
9
10
11
12
13
14
Digital video Input port
I/O
I
I
I
IO
IO
Description
Video port data clock input meant for Video Input 1. Up to 135 MHz (Input, 5 V tolerant).
When Video Input 1 is in BT656 mode, this pin acts as HSync Input for Video Input 2;
When Video Input 1 is in BT656 mode, this pin acts as VSync Input for Video Input 2;
Input YUV data in 8-bit BT656 of Video Input 1
(Bidirectional, 5 V tolerant); or Y[0:7] in 16-bit format or Y/G[0:7] in 24-bit mormat
Input C [0:7] data in 16-bit fomat OR B/U in 24-bit format
Pin Name
VID_DATA_IN_7
VID_DATA_IN_8
VID_DATA_IN_9
VID_DATA_IN_10
VID_DATA_IN_11
VID_DATA_IN_12
VID_DATA_IN_13
VID_DATA_IN_14
VID_DATA_IN_15
Pin #
150
162
163
165
166
170
171
173
174
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299