DV-CP802
IC BLOCK DIAGRAM AND TERMINAL DESCRIPTIONS-31
Q2002: S-80127CNMC-JKM VOLTAGE DETECTOR (12.7V N-ch open drain, Active L: out)
Q702: S-80130CLMC-JKM VOLTAGE DETECTOR (13.0V CMOS, Active L: out)
1
2
3
4
5
Top view
Oscillator
counter
timer
VREF
DELAY CIRCUIT
VDD
VSS
DS
OUT
PIN CONFIGURATION
PIN DESCRIPTION
No.
1
2
3
4
5
Symbol
DS
VSS
NC
OUT
VDD
Description
ON/OFF switch for delay time
GND
Non-connection
Voltage detection output pin
Voltage input pin
*1
*1. NC pin is electrically open.
BLOCK DIAGRAM
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299