
•
phy-connection-type – operation mode of PHY; for example, for LS1028ARDB this property should be set to “qsgmii”
2) The swicth port is an internal port, or, in some cases, has a fixed-link external connection:
In this case, the switch port node defines a fixed link connection, as specified by "fixed-link.txt", under
Documentation/devicetree/
bindings/net/*
in the kernel source tree.
Required:
•
fixed-link – used primarily for ports #4 and #5 as they are internally (inside the SoC) MAC-to-MAC connected to the
ENETC (Ethernet controller) endpoints ENETC PF2 (that is, ENETC Port 2) and ENETC PF6 (that is, ENETC Port 3),
respectively. The "fixed-link" node is defined in "fixed-link.txt".
The only optional property is
cpu-ethernet, custom for internal ports, and it is a phandle to an Ethernet node representing a
network device physically connected to one of the switch ports. This property enables the CPU port function on the designated
switch port. The CPU port function allows injecting frames on a specific switch port, the injected frames bypass the switch frame
processing core. Consequently, it also allows extraction of specific control or normal Ethernet frames. The property should only
be used for the SoC internal switch ports, ports #4 and #5, as they are MAC-to-MAC connected to corresponding ENETC ports.
Example
The below example enables all switch ports and configures the CPU port function on port #5. Ports 0 to 3 are connected to QSGMII
PHY, while ports 4 and 5 are configured in fixed link mode:
pci@0,5 {
[..]
switch_port0: port@0 {
reg = <0>;
phy-handle = <&qsgmii_phy1>;
phy-connection-type = "qsgmii";
};
switch_port1: port@1 {
reg = <1>;
phy-handle = <&qsgmii_phy2>;
phy-connection-type = "qsgmii";
};
switch_port2: port@2 {
reg = <2>;
phy-handle = <&qsgmii_phy3>;
phy-connection-type = "qsgmii";
};
switch_port3: port@3 {
reg = <3>;
phy-handle = <&qsgmii_phy4>;
phy-connection-type = "qsgmii";
};
port@4 {
reg = <4>;
fixed-link {
speed = <1000>;
full-duplex;
};
};
port@5 {
reg = <5>;
cpu-ethernet = <&enetc_port3>
fixed-link {
speed = <1000>;
full-duplex;
};
};
Linux kernel
Layerscape LS1028A BSP User Guide, Rev. 0.3, 04/2019
96
NXP Semiconductors
Содержание Layerscape LS1028A BSP
Страница 135: ......