AN10881
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Application note
Rev. 2 — 26 September 2011
15 of 102
NXP Semiconductors
AN10881
TEA1713 resonant power supply control IC with PFC
Fig 4.
Block diagram TEA1713
coa076
1.5 k
Ω
RProt
340 k
Ω
CProt
640 nF
TEA1713
pin list:
1. COMPPFC
2. SNSMAINS
3. SNSAUXPFC
4. SNSCURPFC
5. SNSOUT
6. SUPIC
7. GATEPFC
8. PGND
9.SUPREG
10. GATELS
11. n.c.
12. SUPHV
24. SNSBOOST
23. RCPROT
22. SSHBC/EN
21. SNSFB
20. RFMAX
19. CFMIN
18. SGND
17. SNSCURHBC
16. n.c.
15. HB
14. SUPHS
13. GATEHS
Output
High
Voltage
Output
Low
Voltage
Output
Vout
CCO
RFMAX
FreqHigh
ProtTimer
30
μ
A
F
MAX,limit
Rfmax
Cfmin
FreqHbc
(75 % of max)
1.8 V
Slowed
down
current
CFMIN
V
high
= 3.0 V
V
low
= 1.0 V
HBC DRIVE CONTROL
Drive GateHS
Drive GateLS
Enable
Logic
SUPHS
GATEHS
Hb
HB
7.3 mA
3.2 V
6.4 V
2.2 mA
100
μ
A
100
μ
A
VOLTAGE PIN SSHBC
POLARITY INVERSION
(max 2.5 V)
VOLTAGE PIN RFMAX
HBC OSCILLATOR
CONVERSION TO CURRENT
via Rfmax
FEEDBACK CURRENT
PIN SNSFB
FIXED fmin CURRENT
CONVERSION TO
VOLTAGE (max 1.5 V)
(DIS-)CHARGE CURRENT
PIN CFMIN
CONVERSION TO
FRQUENCY via Cfmin
VCur(HBC) = Rcur(HBC)
×
ICur(HBC)
Iocr(high)
Iocp(high)
Iocp(nom)
Iocr(nom)
−
Iocr(nom)
−
Iocp(nom)
−
Iocr(high)
−
Iocp(high)
ICur(HBC)
ISNSCURHBC
HBC BOOST COMPENSATION
Vreg
Vuvp
VBoost
GATELS
GATEHS
sink current only with positive VSNSCURHBC
sink
source
0
0
0
t
t
t
t
low VBoost
strong compensation
high OCP
low VBoost
strong compensation
high OCR
nominal VBoost
no compensation
nominal OCP
nominal VBoost
no compensation
nominal OCR
VSNSCURHBC
t
t
VSNSCURHBC
Vocr(HBC)
−
Vocr(HBC)
Vocp(HBC)
−
Vocp(HBC)
0
μ
A
0 V
1.8 V
V
SNSBOOST
I
compensation on SNSCURHBC
2.5 V =
V
regulation
170
μ
A
−
170
μ
A
500 mV
−
500 mV
VSNSCURHBC
160
μ
A
40
μ
A
−
40
μ
A
−
160
μ
A
ISSHBC/EN
VSSHBC/EN
8 V
5.6 V
3.2 V
VOutput
Vregulate
0
0
0
HBC 0CR
t
t
t
t
Fast soft-start sweep (charge and discharge)
Slow soft-start sweep (charge and discharge)
ADAPTIVE NON OVERLAP
LEVEL
SHIFTER
Hb
SupHs
Drive GateHS
Drive GateLS
CAPACITIVE MODE REGULATION
fast HB slope
VBoost
Hb
GateLs
GateHs
0
slow HB slope
incomplete HB slope
t
f
HB,limit
f
max,B
V
fmax
V
RFMAX
A
curve
C
fmin
R
fmax
A
high
high
B
low
low
C
low
too low
B
C
f
max,A
f
min,
B and C
f
min,A
0
f
HB
SLOPE
DETECTION
SlopeNeg
SlopeNegStart
SlopePos
SlopePosStart
SupHs
SupHs
Hb
GATELS
SNSOUT
SNSFB
SupReg
1.5 V
3.5 V
2.35 V
1.1 V
0.4 V
ProtTimer
(latched)
ProtSd
OutputUv
OutputOv
HoldHbc
HoldPfc
RCPROT
Restart
Over Current Regulation HBC
High Frequency Protection HBC
Open Loop Protection SNSFB
Under Voltage Protection SNSOUT
Short Circuit Protection SNSBOOST (2.2 mA)
4.0 V
0.5 V
SNSCURHBC
SPIKE
FILTER
SUPIC
SupReg
PGND
HB
4.5 V
HB
SupReg
CSupReg
CRes2
CCurHbc
CSuplc
RCurHbc
RCurcmp
1 k
Ω
CHb
CRes1
SPIKE
FILTER
BOOST VOLTAGE
COMPENSATION
SnsBoost
2.5 V => 0
μ
A
1.7 V => 100
μ
A
1 V
1 V
0.5 V
0.5 V
0.4 V
8.1 V
8.4 V
ProtTimer
open loop level = 7.7 V
Freq.
Control
ProtTimer
Standby
(external)
supply
passed
0
0
none
present
short
error
long
error
PROTECTION TIMER
repetative
error
V
high(RCPROT)
I
slow(RCPROT)
I
RCPROT
Error
V
RCPROT
t
Protection time
Θ
RESTART/
PROTECTION TIMER CONTROL
014aaa865
014aaa860
001aal033
001aal037
001aal063
001aal044
B
C
D
E
F
A
