NuMaker-HMI-MA35D1-S1
Nov. 2, 2022
Page
77
of 99
Rev 1.01
N
UMA
K
E
R
-HMI
-M
A
3
5D1
-S1
U
S
E
R M
A
NU
A
L
Ma
k
er Nu
-m
be
d
NUC
47
2
Us
er Man
ua
l
6.2.5
QSPI0 Schematic
Figure 6-16 shows the QSPI0 NOR/NAND Flash device circuit of the NuMaker-BASE-MA35D1B1
board.
Figure 6-16 QSPI0 Schematic
QSPI0_MISO0
QSPI0_MOSI0
QSPI0_MOSI1
QSPI0_MISO1
PD1
R47
33
R0402
R49
33
R0402
R50
33
R0402
R51
33
R0402
R52
33
R0402
R57
33
R0402
PD3
PD2
PD0
PD5
PD4
S_CLK
C3
QSPI0_MOSI1
R44
NC
R0603
R45
0
R0603
T26 QSPI0_VDD (NC)
1
PD[5:0]
PD[5:0]
Note: Make sure the same
voltage for QSPI0 on SOM.
(1.8V by default)
QSPI0 CLK Delay
C2
C1
CB7
0.1u
C0603
VSS
S_CS
Title
Size
Document Number
Rev
Date:
Sheet
of
QSPI0
V2.0
NuMaker_MA35D1_Base
nuvoTon Technology Corp.
A
5
22
Thursday, February 10, 2022
U8
W25N04KWZEIR (SPI NAND)
/CS
1
Do/D1
2
Wp/D2
3
GND
4
Di/D0
5
CLK
6
Hld/D3
7
VCC
8
G
9
U7
W25Q128JV (SPI NOR, NC)
Hld/D3
1
VCC
2
/Rst
3
NC
4
NC
5
NC
6
CS
7
Do/D1
8
Wp/D2
9
GND
10
NC
11
NC
12
NC
13
NC
14
Di/D0
15
CLK
16
QSPI0_VDD
VSS
VSS
VSS
QSPI0_MOSI0
QSPI0_MOSI1
QSPI0_MISO0
S_CS
QSPI0_CLK
QSPI0_MISO1
S_CLK
QSPI0_RST
QSPI0_MOSI0
QSPI0_SS0
VSS
VDD3V3
PD1
QSPI0_VDD
VSS
VSS
VDD3V3
VDD1V8
QSPI0_VDD
VDD1V8
VDD1V8
QSPI0 Flash
VDD3V3
QSPI0_RST
R54
10K
R0603
R53
10K
R0603
R56
0
R0603
R55
10K
R0603
C21
NC
C0603
R58
10K
R0603
QSPI0_MISO1
J4
HEADER 4x1 (2.54mm, NC)
1
2
3
4
QSPI0_MISO1
J5
HEADER 5x1 (2.54mm, NC)
1
2
3
4
5
QSPI0_MOSI0
S_CLK
QSPI0_MISO0
QSPI0_SS0
QSPI0_VDD
QSPI0_MOSI1
VSS
R46
NC
R0603
R48
0
R0603
QSPI0_VDD
S_CS
ON
QSPI0_CS
OFF
QSPI0_VDD
QSPI0_MISO0
C79
10uF
C0603
VSS
QSPI0_VDD