123
CHAPTER 5 CPU ARCHITECTURE
5.4.7 Based addressing
[Function]
This addressing addresses the memory by adding 8-bit immediate data to the contents of the HL register pair
which is used as a base register and by using the result of the addition. The HL register pair to be accessed
is in the register bank specified by the register bank select flags (RBS0 and RBS1). The offset data is first
expanded as a positive number to 16 bits and then added. A carry from the 16th bit is ignored. This addressing
can be carried out for all the memory spaces.
[Operand format]
Identifier
Description
—
[HL + byte]
[Description example]
MOV A, [HL + 10H]; when setting byte to 10H
Operation code
1 0 1 0 1 1 1 0
0 0 0 1 0 0 0 0
Содержание PD78056F
Страница 2: ...2 MEMO ...
Страница 14: ...14 MEMO ...
Страница 34: ...34 MEMO ...
Страница 154: ...154 MEMO ...
Страница 170: ...170 MEMO ...
Страница 238: ...238 MEMO ...
Страница 278: ...278 MEMO ...
Страница 432: ...432 MEMO ...
Страница 476: ...476 MEMO ...
Страница 548: ...548 MEMO ...
Страница 564: ...564 MEMO ...
Страница 580: ...580 MEMO ...
Страница 584: ...584 MEMO ...
Страница 592: ...592 MEMO ...