Information S14769EJ1V0IF00
35
CHAPTER 10 COMMANDS
Q.10.1
What will happen if the Tx_Ready command is issued to a VC that is transmitting a packet (active VC)?
A.10.1
The Tx_Ready command is ignored. However, Tx_Ready is acknowledged as a command, and the Busy bit of
the CMR register is set for a specified time.
Reference:
µ
PD98409 User’s Manual 6.6 Command Details
Q.10.2
What will happen if the Close_Channel command is issued with an incorrect setting for the transmit or receive
VC specified by the R/T bit of the command?
A.10.2
The
µ
PD98409 may malfunction if the setting of the R/T bit is incorrect because it performs the close processing
that corresponds to a transmit or receive VC.
Reference:
µ
PD98409 User’s Manual 6.6 Command Details
Q.10.3
When accessing the control memory by using the Indirect_Access command, can two or more addresses be
accessed by issuing the command only once?
A.10.3
No. When the command is issued once, only one address can be read or written.
Reference:
µ
PD98409 User’s Manual 6.6 Command Details
Содержание mPD98409
Страница 2: ...Information S14769EJ1V0IF00 2 MEMO...
Страница 6: ...Information S14769EJ1V0IF00 6 MEMO...
Страница 42: ...Information S14769EJ1V0IF00 42 MEMO...