
Component-Level Intellectual Property (CLIP)
The LabVIEW FPGA Module includes component-level intellectual property (CLIP) for HDL
IP integration. FlexRIO devices support two types of CLIP: user-defined and socketed.
•
User-defined CLIP
allows you to insert HDL IP into an FPGA target, enabling VHDL
code to communicate directly with an FPGA VI.
•
Socketed CLIP
provides the same IP integration of the user-defined CLIP, but it also
allows the CLIP to communicate directly with circuitry external to the FPGA. Adapter
module socketed CLIP allows your IP to communicate directly with both the FPGA VI
and the external adapter module connector interface.
The FlexRIO adapter module ships with socketed CLIP items that add module I/O to the
LabVIEW project.
NI 6585/6585B CLIP
The NI 6585/6585B ships with socketed CLIP that adds module I/O to the LabVIEW project.
The NI-developed NI 6585/6585B CLIP are as follows:
•
NI 6585 Basic Channel
—Provides read/write access to all low-voltage differential signal
(LVDS) channels using a simple channel-based interface. Each I/O line has a write enable
signal. This CLIP provides a clock signal for export on each connector. The clock inputs
from the NI 6585 are passed to LabVIEW FPGA for use in the FPGA VI. This CLIP also
allows for individual clock output inversion.
•
NI 6585 Basic Connector CLIP
—Provides read/write access to all low-voltage
differential signal (LVDS) lines on each connector, where the lines are grouped per
connector. The individual data lines for each connector are accessed using a U16 data
type in LabVIEW FPGA. Each I/O line has a write enable signal. This CLIP also allows
for individual clock output inversion.
•
NI 6585 DDR Connector CLIP
—Provides read/write access to all low-voltage
differential signal (LVDS) lines on each connector, where the lines are grouped per
connector. The individual datalines for each connector are accessed using a U16 data type
in LabVIEW FPGA. Data from each edge of the clock is presented as “rising” and
“falling.” Each I/O line has a write enable signal. This CLIP also allows for individual
clock output inversion.
Related Information
Worldwide Support and Services
The NI website is your complete resource for technical support. At
access to everything from troubleshooting and application development self-help resources to
email and phone assistance from NI Application Engineers.
NI 6585/6585B Getting Started Guide
|
© National Instruments
|
11