Appendix D
H
ar
dwar
e
Cons
idera
tions
N
D-
4
n
i.co
m
Figure D-4.
NI PCI/PXI-6534 Block Diagram
Handshaking
and Control
Request
Processing
Data Latches
and Drives
Internal
FIFOs
Bus
Interface
DMA/IRQ
Counter
and Timers
Clock
Selection
DAQ-DIO
Bus
Interface
SCARAB
Interface
SCARAB
Interface
FPGA
MITE
Interface
DMA/IRQ
Handshaking
and Control
RTSI
Interface
Data Lines
(32)
I/O Connector
Control
Lines (8)
20 MHz
Oscillator
PLL
For
PXI-6534
Only
10 MHz
PXI Clock
RTSI/PXI Trigger Bus
SCARAB Memory 0
SCARAB Memory 1
MITE
PCI
Interface
EEPROM
PCI I/O Channel
Содержание NI 653 Series
Страница 1: ...PCI 6533...