©
National Instruments Corporation
21
NI 6583R User Guide and Specifications
Creating a Host VI
1.
In the
Project Explorer
window, right-click
My Computer
and select
New»VI
. A blank VI opens.
2.
Select
Window»Show Block Diagram
to open the block diagram window.
3.
Place the Open FPGA VI Reference function (from the FPGA Interface palette) on the block diagram.
4.
Right-click the Open FPGA VI Reference function and select
Configure Open FPGA VI
Reference
.
5.
In the
Configure Open FPGA VI Reference
window, select the
VI
button.
6.
In the
Select VI
window that opens, select the
Static RW with Voltage (FPGA).vi
under your
device, and click
OK
.
7.
Select the
Run the FPGA VI
checkbox if it is not already selected.
8.
Click
OK
in the
Configure Open FPGA VI Reference
window. The new target name appears
under the Open FPGA VI Reference function on the block diagram.
9.
Add a While Loop to the block diagram, as shown in Figure 15.
10. Add the Read/Write Control function (from the FPGA Interface palette) inside the While Loop.
11. Wire the Open FPGA VI Reference function
FPGA VI Reference Out
indicator to the
FPGA VI
Reference In
control on the Read/Write Control function.
12. Wire the Open FPGA VI Reference function
error out
indicator to the Read/Write Control
function
error in
control.
13. Click the
Unselected
input of Read/Write Control function and select
Voltage Level
.
14. Wire a control to the
Voltage Level
FPGA input terminal.
15. Expand the bottom of the Read/Write Control function to expose five more nodes. Click the new
nodes and select each of the remaining items.
16. Wire indicators from the
IO Module\SE_Data_Rd
and
IO Module\Set_Voltage_Done
output
terminals.
17. Wire controls to the
IO Module\SE_Data_Dir
,
IO Module\SE_Data_Wr
, and
IO Module\Set_Voltage_Family
input terminals.
18. Add the Close FPGA VI Reference function (from the FPGA Interface palette) outside the
While Loop.
19. Wire the Read/Write Control function
FPGA VI Reference Out
indicator to the Close FPGA VI
Reference function
FPGA VI Reference In
control.
20. Wire the Read/Write Control
error out
parameter to the Close FPGA VI Reference
error in
parameter.