Multitech MultiConnect MT100EOCG, Руководство разработчика

Страница: 11 / 49

DEVELOPER’S KIT AND DEVELOPER’S BOARD OVERVIEW
MultiConnect® OCG-E MT100EOCG-EV3 Developer Guide 11
Pin Signal Name In/Out Description
31 USBH_DN I/O USB Host Data Negative. Negative pin of USB data pair.
32 GND Logic Ground.
33 USBD_DN I/O USB Device Data Negative. Negative pin of USB data pair.
34 USBD_DP I/O USB Device Data Positive. Positive pin of USB data pair
35 USBD_VBUS I USB Device Voltage Sense. Senses the voltage level of the USB to
determine if the bus is available.
36 -LED_6 O General Purpose LED6 output (signal strength).
37 -LED_5 O General Purpose LED5 output (signal strength).
38 -LED_4 O General Purpose LED4 output (signal strength).
39 -LED_7 O Ethernet link.
40 -LED_8 O Ethernet speed.
41 EVDDA O 3.3V analog supply for Ethernet transformer.
42 ERX- I Receive Input Negative. Differential receive input pin for Ethernet.
43 ERX+ I Receive Input Positive. Differential receive input pin for Ethernet.
44 ETX- O Transmit Output (negative). Differential transmit output for
Ethernet.
45 ETX+ O Transmit Output (positive). Differential transmit output for
Ethernet.
46 GND Logic Ground.
47 N_SD_PROTECT I SD Card Detection input.
48 TMS I JTAG Test Mode Select.
49 SPI_CS6 O SPI Chip Select 6.
50 SPI_CS5 O SPI Chip Select 5.
51 SPI_MOSI O SPI Master-Out.
52 SPI_CLK O SPI Clock.
53 GND Logic Ground.
54 SPI_MISO I SPI Master-In.
55 SPI_CS7 O SPI Chip Select 7.
56 N_SD_DETECT I SD Card Detection input.
57 GPIO12 I/O General-Purpose Input/Output. User-configurable input or output
pin.
58 GPIO11 I/O General-Purpose Input/Output. User-configurable input or output
pin.
59 RTCK O JTAG Returned JTAG Clock.
60 -LED_3 O General Purpose LED3 output (Link staus output).