JTAG Port
TAP Controller
MOTOROLA
DSP56309UM/D 11-11
11.3.2.6
ENABLE_ONCE(B[3:0] = 0110)
The ENABLE_ONCE instruction is not included in the IEEE 1149.1 standard. It is
provided as a public instruction to allow you to perform system debug functions. When
the ENABLE_ONCE instruction is decoded the TDI and TDO signals are connected
directly to the OnCE registers. The particular OnCE register connected between TDI and
TDO at a given time is selected by the OnCE controller depending on the OnCE
instruction being currently executed. All communication with the OnCE controller is
done through the Select-DR-Scan path of the JTAG TAP controller. See
Section 10ÑOn-Chip Emulation Module
11.3.2.7
DEBUG_REQUEST(B[3:0] = 0111)
The DEBUG_REQUEST instruction is not included in the IEEE 1149.1 standard. It is
provided as a public instruction to allow you to generate a debug request signal to the
DSP56300 core. When the DEBUG_REQUEST instruction is decoded, the TDI and TDO
signals are connected to the instruction registers. Due to the fact that in the Capture-IR
state of the TAP the OnCE status bits are captured in the Instruction shift register, the
external JTAG controller must continue to shift-in the DEBUG_REQUEST instruction
while polling the status bits that are shifted-out until debug mode is entered
(acknowledged by the combination 11 on OS1ÐOS0). After the acknowledgment of
debug mode is received, the external JTAG controller must issue the ENABLE_ONCE
instruction to allow the user to perform system debug functions.
11.3.2.8
BYPASS (B[3:0] = 1111)
The BYPASS instruction selects the single-bit bypass register, as shown in
This choice creates a shift-register path from TDI to the bypass register, and finally to
TDO, circumventing the BSR. This instruction is used to enhance test efficiency when a
component other than the DSP56300 core-based device becomes the device under test.
When the bypass register is selected by the current instruction, the shift-register stage is
set to a logical 0 on the rising edge of TCK in the Capture-DR controller state. Therefore,
the first bit shifted out after selecting the bypass register is always a logical 0.
Figure 11-5
Bypass Register
1
1
Mux
G1
C
D
To TDO
From TDI
0
Shift DR
CLOCKDR
AA0115
Содержание DSP56309
Страница 25: ...xxii DSP56309UM D MOTOROLA Figure D 25 Port E Registers PCRE PRRE PDRE D 39 ...
Страница 30: ...MOTOROLA DSP56309UM D 1 1 SECTION 1 DSP56309 OVERVIEW ...
Страница 47: ...1 18 DSP56309UM D MOTOROLA DSP56309 Overview DSP56309 Architecture Overview ...
Страница 48: ...MOTOROLA DSP56309UM D 2 1 SECTION 2 SIGNAL CONNECTION DESCRIPTIONS ...
Страница 85: ...2 38 DSP56309UM D MOTOROLA Signal Connection Descriptions OnCE JTAG Interface ...
Страница 86: ...MOTOROLA DSP56309UM D 3 1 SECTION 3 MEMORY CONFIGURATION ...
Страница 104: ...MOTOROLA DSP56309UM D 4 1 SECTION 4 CORE CONFIGURATION ...
Страница 124: ...MOTOROLA DSP56309UM D 5 1 SECTION 5 GENERAL PURPOSE I O ...
Страница 125: ...5 2 DSP56309UM D MOTOROLA General Purpose I O 5 1 INTRODUCTION 5 3 5 2 PROGRAMMING MODEL 5 3 ...
Страница 128: ...MOTOROLA DSP56309UM D 6 1 SECTION 6 HOST INTERFACE HI08 ...
Страница 166: ...MOTOROLA DSP56309UM D 7 1 SECTION 7 ENHANCED SYNCHRONOUS SERIAL INTERFACE ESSI ...
Страница 212: ...MOTOROLA DSP56309UM D 8 1 SECTION 8 SERIAL COMMUNICATION INTERFACE SCI ...
Страница 241: ...8 30 DSP56309UM D MOTOROLA Serial Communication Interface SCI GPIO Signals and Registers ...
Страница 242: ...MOTOROLA DSP56309UM D 9 1 SECTION 9 TRIPLE TIMER MODULE ...
Страница 269: ...9 28 DSP56309UM D MOTOROLA Triple Timer Module Timer Operational Modes ...
Страница 270: ...MOTOROLA DSP56309UM D 10 1 SECTION 10 ON CHIP EMULATION MODULE ...
Страница 302: ...MOTOROLA DSP56309UM D 11 1 SECTION 11 JTAG PORT ...
Страница 369: ...C 22 DSP56309UM D MOTOROLA DSP56309 BSDL Listing ...
Страница 370: ...MOTOROLA DSP56309UM D D 1 APPENDIX D PROGRAMMING REFERENCE ...
Страница 405: ......
Страница 409: ......