Memory Requirements
3-13
3
❏
self test (if system mode) has completed with error
❏
MPU clock speed calculation failure
After debugger initialization is done and none of the above
situations have occurred, the SYSFAIL
∗
line is negated. This
indicates to the user or VMEbus masters the state of the debugger.
In a multi-computer configuration, other VMEbus masters could
view the pertinent control and status registers to determine which
CPU is asserting SYSFAIL
∗
. SYSFAIL
∗
assertion/negation is also
affected by the
ENV
command. Refer to Appendix A.
MPU Clock Speed Calculation
The clock speed of the microprocessor is calculated and checked
against a user definable parameter housed in NVRAM (refer to the
CNFG
command description in Appendix A). If the check fails, a
warning message is displayed. The calculated clock speed is also
checked against known clock speeds and tolerances.
Memory Requirements
The program portion of 162Bug is approximately 512KB of code,
consisting of download, debugger, and diagnostic packages and
contained entirely in Flash or PROM.
The 162Bug executes from $FF800000 whether in Flash or PROM. If
you remove the jumper at J21 pins 7 and 8, the address spaces of the
Flash and PROM are swapped. For 700/800-series MVME162LX
boards, the factory shipping configuration is with jumper J21 pins
7-8 removed (so that 162Bug operates out of EPROM).
The 162Bug initial stack completely changes 8KB of SRAM memory
at addresses offset $C000 from the SRAM base address, at power-
up or reset.
Содержание 700 Series
Страница 2: ......
Страница 3: ...700 800 Series MVME162LX Embedded Controller Installation and Use V162 7A IH1 ...
Страница 48: ...1 34 Board Level Hardware Description 1 ...
Страница 70: ...2 22 Hardware Preparation and Installation 2 ...
Страница 138: ...A 18 Configure and Environment Commands A ...
Страница 144: ...B 6 Disk Tape Controller Data B ...
Страница 146: ...C 2 Network Controller Data C ...
Страница 156: ...Index IN 6 I N D E X W watchdog timer 1 24 Z Z85230 serial communications controllers SCCs 3 6 ...