9.1 Overview
9-9
9
M
U
LT
IP
LE
CP
U HI
GH
SP
EED
T
R
A
N
S
MIS
S
IO
N
DE
DI
CA
TE
D IN
ST
R
UCT
IO
NS
(8) Program example when the multiple CPU high speed transmission dedicated instructions
are executed from one CPU to another CPU between the multiple CPU modules
When executing the multiple CPU high speed transmission dedicated instructions from one
CPU to another CPU between the Universal model QCPUs, set the interlocks to avoid the
instructions to be executed simultaneously.
The multiple CPU area devices (from U3En\G10000) are used as the interlocks.
In the following program, the multiple CPU high speed transmission dedicated instructions
are executed from one CPU to another CPU between the CPU No. 1 and CPU No. 2.
Program example when the multiple CPU high speed transmission
dedicated instruction is executed in the CPU No. 1
Program example when the multiple CPU high speed transmission
dedicated instruction is executed in the CPU No. 2
Содержание MELSEC Q Series
Страница 1: ...Structured Programming Manual Mitsubishi Programmable Controller QCPU Common Instructions ...
Страница 2: ......
Страница 14: ...A 12 MEMO ...
Страница 340: ...6 178 MEMO MTR ...
Страница 708: ...7 368 MEMO ...
Страница 776: ...8 68 MEMO ...
Страница 796: ...9 20 MEMO ...
Страница 804: ...App 8 MEMO ...
Страница 812: ...Index 8 MEMO ...
Страница 815: ......