LG Prada KE850, Руководство по обслуживанию

Страница: 20 / 173

3. TECHNICAL BRIEF
- 21 -
3.2.2. Block Description
• Processing core
ARM926EJ-S 32 bit processor core for controller functions. The ARM926EJ-S includes an MMU,
and the Jazelle Java extension for Java acceleration.
- TEAKLite DSP core
• ARM-Memory
- 32k Byte Boot ROM on the AHB
- 96k Byte SRAM on the AHB, flexibly usable as program or data RAM
- 16k Byte Cache for Program (internal)
- 8k Byte tightly coupled memory for Program(internal)
- 8k Byte Cache for Data(internal)
- 8k Byte tightly coupled memory for Data(internal)
• DSP-Memory
- 104K x 16bit Program ROM
- 8k x 16bit Program RAM
- 60k x 16bit Data ROM
- 37k x 16bit Data RAM
- Incremental Redundancy(IR) Memory of 35904 words of 16bit
• Shared Memory Block
1.5K x 32bit Shared RAM(dual ported) between controller system and TEAKLite.
• Controller Bus system
The processor cores and their peripherals are connected by powerful buses. Multi-layer AHB for
connecting the ARM and the other master capable building blocks with the internal and external
memories and with the peripheral buses.
• Clock system
The clock system allows widely independent selection of frequencies for the essential parts of the
S-GOLD2. Thus power consumption and performance can be optimized for each application.
• Functional Hardware block
- CPU and DSP Timers
- MOVE coprocessor performing motion estimation for video encoding algorithms (H.263, MPEG-
4)
- Programmable PLL with additional phase shifters for system clock generation
- GSM Timer Module that off-loads the CPU from radio channel timing
- GMSK / 8-PSK Modulator according to GSM-standard 05.04 (5/2000)
- GMSK Modulator: gauss-filter with B*T=0.3
- EDGE Modulator: 8PSK-modulation with linearized GMSK-Pulse-Filter
- Hardware accelerators for equalizer and channel decoding.
- Incremental Redundancy memory for EDGE class 12 support
- A5/1, A5/2, A5/3 Cipher unit
- GEA1, GEA2, GEA3 Cipher Unit to support GPRS data transmission