5. BLOCK DIAGRAM
- 107 -
Copyright © 2014 LG Electronics. Inc. All right reserved.
Only for training and service purposes
LGE Internal Use Only
[L25] Camera/Display_Incell
7. Camera/Display_Incell
4.7” HD
(1280x720)
MSM8926-3
Main
LCD
O
MIPI DSI0 CLK N
DCDC
8M_IO_EN
8M_VCM_EN
OIS_LDO_EN
GPIO_63
GPIO_64
GPIO_65
MIPI_CSI0_CLK_N
MAIN CAM0 MIPI CLK N
+2V8_OIS_ANA
DSV_ENP
COMMON_I2C_SDA
COMMON_I2C_SCL
8M_ANA_EN
GPIO_110
DSV_ENN
Main
CAM
8M
30pin
LCD
Incell
4.7”
HD
40pin
LDO
MIPI_DSI0_CLK_N
MIPI_DSI0_CLK_P
MIPI_DSI0_LN0_N
MIPI_DSI0_LN0_P
MIPI_DSI0_LN1_N
LCD_MIPI_CLK_N
LCD_MIPI_CLK_P
LCD_MIPI_DATA0_N
LCD_MIPI_DATA0_P
LCD_MIPI_DATA1_N
DCDC
DSV
+5V5_DDVDH
-5V5_DDVDL
+VPWR
MIPI_CSI0_LN2_N
MIPI_CSI0_LN2_P
MAIN_CAM0_MIPI_DATA1_N
MAIN_CAM0_MIPI_DATA1_P
+2V8_OIS_DIG
+1V8_8M_VDDIO
+1V8 8M VCM
LDO
LDO
MIPI_CSI0_LN0_N
MIPI_CSI0_LN0_P
MAIN_CAM0_MIPI_DATA0_N
MAIN_CAM0_MIPI_DATA0_P
MIPI_CSI0_CLK_P
MAIN_CAM0_MIPI_CLK_N
MAIN_CAM0_MIPI_CLK_P
+2V7_8M_ANA
MIPI_DSI0_LN1_P
LCD_MIPI_DATA1_P
MIPI_CSI0_LN3_N
MIPI_CSI0_LN3_P
MIPI_CSI0_LN4_P
MAIN_CAM0_MIPI_DATA2_P
MAIN_CAM0_MIPI_DATA2_N
MAIN_CAM0_MIPI_DATA3_P
MAIN_CAM0_MIPI_DATA3_N
GPIO_114
MAIN_CAM0_RESET_N
1V8_8M_VCM
LDO
MIPI_CSI0_LN4_N
+1V2_VREG_L26
MIPI_DSI0_LN2_N
MIPI_DSI0_LN2_P
LCD_MIPI_DATA2_N
LCD_MIPI_DATA2_P
MIPI_DSI0_LN3_N
MIPI_DSI0_LN3_P
LCD_MIPI_DATA3_N
LCD_MIPI_DATA3_P
LED_A
LED_C
+VPWR
LCD_PWM
VSW/OVP WLED
WLED1
PWM
8M VDD
PM8926
GPIO_23
LCD_RESET_N
GPIO_25
GPIO_29
GPIO_30
CAM0_I2C_SDA
CAM0_I2C_SCL
GPIO_26
MAIN_CAM0_MCLK
OIS_RESET_N
GPIO_0
LCD_VSYNC
GPIO_24
TOUCH I2C SDA
TOUCH_ATTN
GPIO_17
TOUCH_RESET_N
GPIO_16
GPIO_18
RES_X2 (option)
VT
CAM
2.1M
20pin
MIPI_CSI1_CLK_N
MIPI_CSI1_CLK_P
VT_CAM_MIPI_CLK_N
MIPI_CSI1_LN0_N
MIPI_CSI1_LN0_P
VT_CAM_MIPI_CLK_P
VT CAM MIPI DATA0 P
VT_CAM_MIPI_DATA0_N
TOUCH_I2C_SDA
TOUCH_I2C_SCL
GPIO_19
+2V8_VREG_L28
VREG_L28
+1V8_LCDTOUCH_IO
LDO
Flash
LED
VLED_FLASH
FLASH_LED_OUT
_
_
_
VT_CAM_MIPI_DATA0_P
GPIO_27
VT_CAM_MCLK
GPIO_28
VT_CAM_RESET_N
CAM1_I2C_SDA
CAM1_I2C_SCL
GPIO_2
GPIO_3
VDDIO
+2V8_VREG_15
+1V2_VREG_L5
DVDD
VREG_L15
VREG_L27
AVDD
GPIO_113
LCD_IO_EN
VREG_L5
VREG_L26