
4-38
Copyright © 2008 LG Electronics. Inc. All right reserved.
Only for training and service purposes
LGE Internal Use Only
• Block Diagram
AIN
SH6
STMD
STMDN
ENC
Block
COMP.
Input
select
SW
STMOUT
SE01
SE02
CXDPH1
CTC2
CTC1
TC
CXDPH2
CRWAGC
CRWCMP
CWBLCMP
CWBLBUF
CWBLVGA
WBLDIF
WBL
ASENV/LPPN
LPPS
IREAD
IWRT1
IWRT2
IWRT3
OFTR
CLPPHPP
CLPPPH
CWAGC2
CWAGC1
SH5
SH2
SH3
SH1
VPD
FPDM
CPCAPH
CPCABH
CLPCLPF
BIN
CIN
DIN
INPUT
Buffer
INPUT
Block
S/H
AAF
MPX
(SE01)
EIN
FIN
GIN
GIN
SH4
SH1
VREF25
HDVREF
VHALF
CBDOF
VREF08
RFA
RFB
P00
CBDOS
SAINL
SBINL
SCINL
SDINL
SPLAOUT
SPLBOUT
SRFMA
SRFMD
SRFMB
SRFMC
SLP14
SLP23
SEINL
SFINL
SGINL
SHINL
SRFMA
SRFMB
SRFMC
SRFMD
SDPDTEP
SDPDTEN
SPLAOUT
SPLBOUT
M
P
X
VGA/Bypass
&
offset DAC
VGA/
Bypass
MPX Block
MPX
(SE01)
MPX
MPX
MPX
MPX
DPD Block
BDO Block
M
P
X
DPD TE
Dtetction
COMP.
TC/TI
Dtetction
P01
P02
P03
P04
P05
P06
PI00
PI01
PIo2
PI03
PI04
EQOUTA
EQOUTB
FLTAMP
RFIN2
RFIN1
RFOUT
BDO
RSEN
RSDAT
SDAT
SCK
SEN LSDAT
SCK
LSENI GCHG
RREF
MPX
MPX
TCOP
TCON
TCO
TIOP
TION
SBDOAS
TIO
VREF
VREF
Block
GATE
Block
To
Each Block
GATE
From LOGIC
VGA
VGA
To
Each Block
To
Each Block
To
LPC Block
From LOGIC
To MFX
OFST
HPF
EQ
CLMP
AMP
RF Gene Block
RF Gene Block
LPCDAC
Block
JLINE Block
RFEQ Block
SRF/P0/PI0
Block
PK
ENV
LPF
Level
Shift
COMP.
SW
From
FEP LOGIC
ALL
Sum
VGA
VGA
VGA
VGA
VGA
VGA
S/H
S/H
AGC
Bypss
AGC
Bypss
BAL
VGA
WBL
Detection
LPP
Detection
BAL
LPF
ATT
COMP.
PK
ENV
PK
ENV
PK
ENV
PK
ENV
LPF
LPF
LPF
ITH
5bit DAC
RD-scale
16bit DAC
RD
11bit DAC
BS1
11bit DAC
PK1
11bit DAC
PK2
11bit DAC
IREF
Read
Buffer
Write
Buffer
Write
Buffer
Write
Buffer
AAF
S/H
LPF/
Bypass
AAF
S/H
AAF
S/H
VGA
ATT
SEL
SEL
COMP.
TEC Block
LPOS Block
WBL/LPP Block
OPC & ASENV
Block
APC Block
TECENV
SLP23
SLP14
SLPOS
JLINE
LPC
LOGIC
FEP
LOGIC