Certus-NX Versa Evaluation Board Demo
User Guide
© 2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-UG-02133-1.1
17
11.
To run the demo, remove the 12 V power adapter and Insert the board inside the PCIe slot of the PC.
12.
Power on the PC. The D18, D19, D20, D21 and D22 LEDs glow.
D18 indicates that the transaction layer is ready to use the application layer.
D19 indicates the physical layer link up status.
D20 indicates the data link layer status.
D21 indicates the heartbeat signal (indication for the transaction layer clock).
D22 indicates that the initial re-configuration is completed.
