MachXO3-9400 Development Board
Evaluation Board User Guide
© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
www.latticesemi.com/legal
. All other brand or product names are
trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02004-1.0
19
Table 5.7. FX12 U4 Header Pin Connections
(continued)
U4 Pin Number
Signal Name
MachXO3 Ball Location
38
PWR_5-0V*
-
39
SDA1
AA11
40
SCL1
AB11
Notes:
* Signal is optionally connected to power source through resistor; DNI.
** 12 V power needs external supply from pin 8 of J4.
Table 5.8. FX12 U5 Header Pin Connections
U5 Pin Number
Signal Name
MachXO3 Ball Location
1
CH1_DCK_P
AB12
2
CH1_DCK_N
AA12
3
GND
—
4
CH1_DATA0_P
AB16
5
CH1_DATA0_N
AA16
6
GND
-
7
CH1_DATA2_P
AB17
8
CH1_DATA2_N
AA17
9
GND
—
10
FX_SN*
—
11
FX_SCLK*
—
12
PWR_12V**
—
13
SDA2
AB13
14
SCL2
AA13
15
GND
— -
16
CH3_DATA0_P
AB18
17
CH3_DATA0_N
AA18
18
GND
— -
19
CH3_DCK_P
AB19
20
CH3_DCK_N
AA19
21
PWR_12V**
— -
22
RESETN
AB3
23
PWR_5-0V*
— -
24
CH1_DATA1_P
AB14
25
CH1_DATA1_N
AA14
26
PWR_3-3V*
— -
27
CH1_DATA3_P
AB15
28
CH1_DATA3_N
AA15
29
PWR_1-8V
—
30
FX_MOSI*
—
31
FX_MISO*
—
32
PWR_1-8V*
—
33
GND
—