MachXO 2280 Breakout Board Evaluation Kit
Evaluation Board User Guide
© 2011-2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
24
FPGA-EB-02038-1.2
J8
J7
To
p
S
id
e
1
D14
D13
GND
E13
E12
GND
E14
F14
GND
C15
D15
GND
E14
F15
GND
G12
G13
GND
G14
H14
39
2
H16
J16
GND
J15
K15
GND
J13
K13
GND
L15
M15
GND
L14
M14
GND
N15
N14
GND
N13
N12
40
1
F13
F12
B16
C16
D16
E16
F16
G16
H12
H13
G15
H15
NC
NC
J12
K12
J14
K14
K16
L16
39
2
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
M16
N16
L12
L13
M12
M13
L11
M11
40
J8
J7
Figure 7.4. J7/J8 Header Landing Control
J9 J10
Top Side
1
VCC_3.3 V
VCC_3.3 V
VCC_3.3 V
NC
NC
D7
A9
N9
M9
NC
NC
P13
R14
T14
T15
P14
R15
R16
P15
P16
39
2
GND
GND
GND
GND
VCC_CORE
GND
GND
GND
GND
NC
NC
GND
GND
GND
GND
GND
GND
GND
GND
GND
40
1
P8
P7
N8
P9
P10
M10
R9
R10
T10
T11
N10
N11
R11
R12
P11
P12
T13
T12
R13
NC
39
2
P2
P3
N5
N6
T2
T3
R4
R5
P5
P6
T5
T4
R6
T6
T8
T7
M7
M8
R7
R8
40
J9
J10
Figure 7.5. J9/J10 Header Landing Control