MachXO 2280 Breakout Board Evaluation Kit
Evaluation Board User Guide
© 2011-2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02038-1.2
15
Table 7.3. Expansion Header Pin Information (J3)
Pin Number
Function
MachXO 2280 Ball
1
PL2A_LV_T
E4
2
PL11A_LV_T
H2
3
PL2B_LV_T
E5
4
PL11B_LV_C
J2
5
GND
n/a
6
GND
n/a
7
PL3A_LV_T
F5
8
PL12A_LV_T
J1
9
PL3B_LV_C
F6
10
PL12B_LV_C
K1
11
GND
n/a
12
GND
n/a
13
PL4A_LV_T
E3
14
PL13A_LV_T
L1
15
PL4B_LV_C
E2
16
PL13B_LV_C
M1
17
GND
n/a
18
GND
n/a
19
PL5A_LV_T
B1
20
PL15A_LV_T
L3
21
PL5B_LV_C
C1
22
PL15B_LV_C
M3
23
GND
n/a
24
GND
n/a
25
PL7A_LV_T
F2
26
PL16A_LV_T
J4
27
PL7B_LV_C
G2
28
PL16B_LV_C
J5