
5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
PRESSURE SENSOR
Default: VCCIO0 = 1V8
LATTICE SEMICONDUCTOR CORPORATION CONFIDENTIAL
Notes:
- Gyro and Accelerometer interfaces are both set to
I2C
- I2C address LSB for both Gyro and Accelerometer i
s
'1'
- SPI for both Gyro and Accelerometer is disabled
SENSOR FUSION DEMO BOARD (iCE40LP3K5-WLCSP25)
GYROSCOPE & ACCELEROMETER SENSOR
H
ALL SENSOR
RGB ALS SENSOR
LDO reverse current bypass
pool
A_sen
s
or
_SCL
pool
A_sen
s
or
_SDA
pool
A_sen
sor
_SDA
pool
A_sen
sor
_
SCL
pool
A_sen
s
or
_SDA
pool
A_sen
s
or
_SCL
Hall_
o
u
t
V
CCIO0
V
CCIO0
V
CCIO0
V
CC1
V8
V
CC2
V
5
V
CC3
V
3
V
CCIO0
V
CC3
V
3
V
CCIO0
V
CCIO0
V
CCIO0
pool
A_sen
sor
_SDA
Pg[
4
]
pool
A_sen
sor
_
SCL
Pg[
4
]
sen
s
or
0_XCLR
P
g[
4]
Hall_
o
u
t
Pg[
4]
Ti
tl
e
Si
z
e
Doc
u
men
t
Nu
m
b
er
Re
v
Da
te
:
S
h
eet
of
102-
374A-
0913
2
Pool
-A
I2C Sen
s
or
s
B
25
Sa
t
u
rd
ay, O
c
to
b
er
05,
2013
Ti
tl
e
Si
z
e
Doc
u
men
t
Nu
m
b
er
Re
v
Da
te
:
S
h
eet
of
102-
374A-
0913
2
Pool
-A
I2C Sen
s
or
s
B
25
Sa
t
u
rd
ay, O
c
to
b
er
05,
2013
Ti
tl
e
Si
z
e
Doc
u
men
t
Nu
m
b
er
Re
v
Da
te
:
S
h
eet
of
102-
374A-
0913
2
Pool
-A
I2C Sen
s
or
s
B
25
Sa
t
u
rd
ay, O
c
to
b
er
05,
2013
R1
8
D
N
P
R1
8
D
N
P
C9
0.
1
u
C9
0.
1
u
TP7
I
N
T2G
TP7
I
N
T2G
1
BM
P0
8
5
U6
BM
P0
8
5
U6
SC
L
6
SD
A
7
XC
L
R
8
EO
C
2
V
DDA
3
V
DD
4
G
N
D
1
N
C
5
TP1
MA
X
I
N
T
TP1
MA
X
I
N
T
1
C6
1
u
C6
1
u
TP5
I
N
T2A
TP5
I
N
T2A
1
TP3
BM
P EOC
TP3
BM
P EOC
1
R6
10k
R6
10k
U2
M
AX44006
U2
M
AX44006
V
DD
1
G
N
D
2
A0
3
I
N
T
4
SC
L
5
SD
A
6
TP6
I
N
T1G
TP6
I
N
T1G
1
J22
V
CCIO0 SEL
J22
V
CCIO0 SEL
2
4
6
1
3
5
R11
10k
R11
10k
U1
BU
52051
NV
X
U1
BU
52051
NV
X
OU
T
1
G
N
D
2
N
C
3
V
DD
4
TPA
D
5
C
8
0.
1
u
C
8
0.
1
u
R42
1k
R42
1k
U7
LSM
3
30DLC
U7
LSM
3
30DLC
RE
S
0
2
G
N
D0
1
RES
8
14
RES7
13
RES6
12
RES5
11
RES4
10
V
DD0
7
CA
P
15
DE
N
_G
16
DRDY
_
G
/I
N
T2
_
G
17
I
N
T1
_
G
1
8
I
N
T2
_
A
19
I
N
T1
_
A
20
V
DD_IO
_0
21
CS_
G
22
CS_
A
23
SCL
_A/G
24
V
DD_IO
_1
25
SDO
_G
26
RE
S
1
3
RE
S
2
4
RE
S
3
5
G
N
D1
6
V
DD1
8
V
DD2
9
SDO
_A
27
SDA_
A/G
2
8
R16
2k
2
R16
2k
2
J12
Pool
A I2C
J12
Pool
A I2C
1
2
3
C10
10
u
C10
10
u
C12
0.
01
u
C12
0.
01
u
R19
2k
2
R19
2k
2
C1
0.
1
u
C1
0.
1
u
C7
0.
1
u
C7
0.
1
u
C3
1
u
C3
1
u