Kodak KAI-2001 Скачать руководство пользователя страница 6

 

M T D / P S - 0 7 1 5    

R e v i s i o n  

4 . 0  

w w w . k o d a k . c o m / g o / i m a g e r s       5 8 5 - 7 2 2 - 4 3 8 5       F a x :   5 8 5 - 4 7 7 - 4 9 4 7     E m a i l :   i m a g e r s @ k o d a k . c o m  

P a g e   6   o f   3 1  

 

IMAGE SENSOR SOLUTIONS 

 

ESD Bias Voltage 

The RESET and HCLK gates on the KAI-2001, 
KAI-2020, and KAI-2093 CCDs are protected from 
ESD damage by internal circuitry.  The ESD bias 
voltage is set by a potentiometer, buffered by an 
operational amplifier configured as a voltage 
follower.  The ESD bias voltage must be more 
negative than any of the protected gates during 
operation and powerup.  In order to ensure these 
conditions are met, diodes are connected external 
to the CCD between the protected gates and 
VESD, and between VSUB and VESD.   

It is also recommended that during powerup of the 
Timing Board and Imager Board, the VMINUS 
supply is applied before, or simultaneously with, 
the other power supplies.  For more information, 
refer to the appropriate CCD Image Sensor Device 
Performance Specifications (References 1, 2 and 
3). 

CCD Image Sensor 

This evaluation board supports the Kodak KAI-
2001, KAI-2020, and KAI-2093 Interline CCD 
image sensors. 

Emitter-Follower 

The VOUT_LEFT_CCD and VOUT_RIGHT_CCD 
video output signals are buffered using  bipolar 
junction transistors in the emitter-follower 
configuration. These circuits also provide the 
necessary 5mA current sink for the CCD output 
circuits.  The voltage gain of this stage is 
approximately 0.96. 

Line Drivers 

The buffered VOUT_LEFT_CCD and 
VOUT_RIGHT_CCD signals are AC-coupled and 
driven from the Imager Board by operational 
amplifiers in a non-inverting configuration.  The 
operational amplifiers are configured to have a 
gain of 1.25, which yields an overall gain of 0.6 
when driving the properly terminated 75

 video 

coaxial cabling from the SMB connector.  This is 
done to prevent overloading the AFE on the 
Timing Board. 

The video output of either channel may be 
multiplexed to the VOUT_MUX output. The 
multiplexer is controlled by the VIDEO_MUX 
signal. This circuitry is for Kodak use only, and is 
not enabled. 

Содержание KAI-2001

Страница 1: ... g o i m a g e r s 5 8 5 7 2 2 4 3 8 5 F a x 5 8 5 4 7 7 4 9 4 7 E m a i l i m a g e r s k o d a k c o m P a g e 1 o f 3 1 IMAGE SENSOR SOLUTIONS KODAK KAI 2001 KAI 2020 KAI 2093 CCD IMAGE SENSORS IMAGER EVALUATION BOARD USERS MANUAL Revision 4 0 April 18 2005 ...

Страница 2: ...AGE 6 CCD IMAGE SENSOR 6 EMITTER FOLLOWER 6 LINE DRIVERS 6 KAI 2001 KAI 2020 KAI 2093 OPERATIONAL SETTINGS 7 DC BIAS VOLTAGES 7 CLOCK VOLTAGES 7 RESET CLOCK PULSE WIDTH 8 BLOCK DIAGRAM AND PERFORMANCE DATA 9 CONNECTOR ASSIGNMENTS AND PINOUTS 11 SMB CONNECTORS J1 J2 AND J3 11 BOARD INTERFACE CONNECTOR J4 11 WARNINGS AND ADVISORIES 12 REFERENCES 12 GLOSSARY OF ABBREVIATIONS 12 REVISION HISTORY 12 AP...

Страница 3: ...tor J4 In addition the Timing Generator Board performs the processing and digitization of the analog video output of the Imager Board The Imager Board has been designed to operate the KAI 2001 KAI 2020 and KAI 2093 CCDs with the specified performance at nominal operating conditions See the appropriate performance specifications for details For testing and characterization purposes the Imager board...

Страница 4: ... 0 1 2 4 V H1B H1B clock IMAGER_IN3 0 0 1 2 4 V H2A H2A clock IMAGER_IN4 0 0 1 2 4 V H2B H2B clock IMAGER_IN5 0 0 1 2 4 V RESET Reset clock IMAGER_IN6 0 0 1 2 4 V V1 V1 clock IMAGER_IN7 0 0 1 2 4 V V2 V2 clock IMAGER_IN8 0 0 1 2 4 V not used IMAGER_IN9 0 0 1 2 4 V V3RD V2 Clock 3 rd level IMAGER_IN10 0 0 1 2 4 V FDG Fast Dump clock IMAGER_IN11 0 0 1 2 4 V VES Electronic Shutter clock IMAGER_IN12 0...

Страница 5: ...tages to be adjusted to 12 5V when using DAC control The current sources for these voltage levels are high current up to 600 mA transistors The V2_CCD high level clock voltage is switched from V_MID to V_HIGH once per frame to transfer the charge from the photodiodes to the vertical CCDs The V1 clock driver is a 2 level driver circuit switching between VMID amd VLOW voltage levels CCD FDG DRIVER T...

Страница 6: ...ppropriate CCD Image Sensor Device Performance Specifications References 1 2 and 3 CCD Image Sensor This evaluation board supports the Kodak KAI 2001 KAI 2020 and KAI 2093 Interline CCD image sensors Emitter Follower The VOUT_LEFT_CCD and VOUT_RIGHT_CCD video output signals are buffered using bipolar junction transistors in the emitter follower configuration These circuits also provide the necessa...

Страница 7: ...1 0 V R28 Ground GND 0 0 0 0 V Fixed Substrate SUB 7 0 Vab Vab 13 0 V R17 1 ESD Protection ESD 6 0 7 0 7 0 11 0 V R27 Output Amplifier Return VSS 0 5 0 7 0 7 5 0 V R29 Table 3 DC Bias Voltages NOTES 1 The recommended VSUB voltage is specified for each CCD image sensor and is labeled on the device container as VAB Clock Voltages The following clock voltage levels are fixed or adjusted with a potent...

Страница 8: ...entiometer R107 5 The KAI 2093 has no Fast Dump Gate CCD pin 11 is 0 0V To accomplish this R91 is removed and R79 is installed Reset Clock Pulse Width The pulse width of RESET_CCD may be set by configuring P 2 0 the inputs to the programmable one shot U13 P 2 0 can be tied high or low to achieve the desired pulse width by populating the resistors R156 R157 R160 and R161 accordingly This feature is...

Страница 9: ...MITTER FOLLOWER VOUT RIGHT J2 SMB J4 BOARD INTERFACE CONNECTOR LINE DRIVER LVDS RECEIVERS LVDS TO TTL BUFFERS H1B DRIVER H2A DRIVER RCLK DRIVER V2 DRIVER V1 DRIVER RCLK 1 SHOT H2B DRIVER 15V REGULATOR 15V REGULATOR EMITTER FOLLOWER LINE DRIVER VOUT LEFT H1A DRIVER V3RD DRIVER FD CKT J3 SMB DC BIASES ESD OG RD ALT_VDD VSS optional VSUB VES CKT J1 SMB Video Switch P1 DAC CONNECTOR optional Figure 1 ...

Страница 10: ... a g e r s k o d a k c o m P a g e 1 0 o f 3 1 IMAGE SENSOR SOLUTIONS Photon Transfer 1 10 100 1 10 100 1000 10000 100000 Signal Mean Electrons Noise A D counts Slope el Adu 9 19 electrons Noise floor 2 47 counts 22 7 electrons LVSAT 32027 electrons VSAT 35758 electrons Figure 2 KAI 2020 Measured Performance Dynamic Range and Noise Floor ...

Страница 11: ..._RIGHT signals allowing one video connection to transmit either output Board Interface Connector J4 Pin Signal Pin Signal 1 N C 2 N C 3 AGND 4 AGND 5 IMAGER_IN11 6 IMAGER_IN11 7 AGND 8 AGND 9 IMAGER_IN10 10 IMAGER_IN10 11 AGND 12 AGND 13 IMAGER_IN9 14 IMAGER_IN9 15 AGND 16 AGND 17 IMAGER_IN8 18 IMAGER_IN8 19 AGND 20 AGND 21 IMAGER_IN7 22 IMAGER_IN7 23 AGND 24 AGND 25 IMAGER_IN6 26 IMAGER_IN6 27 AG...

Страница 12: ...oard Kit care should be taken that the VMINUS supply is applied before or simultaneously with the other power supplies REFERENCES 1 KAI 2001 CCD Image Sensor Device Performance Specification 2 KAI 2020 CCD Image Sensor Device Performance Specification 3 KAI 2093 CCD Image Sensor Device Performance Specification Kodak reserves the right to change any information contained herein without notice All ...

Страница 13: ... 4 0 w w w k o d a k c o m g o i m a g e r s 5 8 5 7 2 2 4 3 8 5 F a x 5 8 5 4 7 7 4 9 4 7 E m a i l i m a g e r s k o d a k c o m P a g e 1 3 o f 3 1 IMAGE SENSOR SOLUTIONS APPENDICES KAI 2001 KAI 2020 KAI 2093 Imager Board Schematics ...

Страница 14: ......

Страница 15: ......

Страница 16: ......

Страница 17: ......

Страница 18: ......

Страница 19: ......

Страница 20: ......

Страница 21: ......

Страница 22: ......

Страница 23: ......

Страница 24: ......

Страница 25: ......

Страница 26: ......

Страница 27: ......

Страница 28: ......

Страница 29: ......

Страница 30: ......

Отзывы: