Figure 20 Continuous Raw Data Acquisition
........................................................
..................................................................................
Figure 22 A/D conversion and sampling
..............................................................
Figure 23 Terminal Block State Check
..................................................................
Figure 24 Open Thermocouple Detection
............................................................
Figure 25 Rising and falling edges of digital signals
.............................................
Figure 26 Digital Trigger Paraments
.....................................................................
Figure 27 Digital Trigger Acquisition
....................................................................
...............................................................................
Figure 29 AI Continuous Paraments
.....................................................................
Figure 30 Signel Channel Continuous Acquisition
................................................
Figure 31 Reference Trigger mode
.......................................................................
.....................................................................................
............................................................................
Figure 34 Retrigger In Reference Trigger Mode
...................................................
Figure 35 Retrigger Complete State
..................................................................
Figure 36 SSI Connector in PCIe-6302
..................................................................
Figure 37 DIP Switch in PCIe-6302
.......................................................................
Table 1 63xx on different buses
.............................................................................
..............................................................................
..................................................................................
Table 4 Timing and Trigger Specification
...............................................................
Table 5 Physical and Environment
.........................................................................
.....................................................................................
.....................................................................................
...............................................................................................
..........................................................................................
..........................................................................
Table 11 Measurement sensitivity
.......................................................................
Table 12 Supported Linux Versions
......................................................................
Table 13 A/D conversion time at different speed levels
......................................
Table 14 ADC Timing Modes and maximum aggregate sampling rate
Table 15 SSI Connector Pin Assignment for PCIe-6302
........................................
Table 16 Relationship between switch position and slot number
Содержание PCIe/PXIe-6302
Страница 8: ...PCIe PXIe 6302 jytek com 4 Figure 3 TB 68CJ Pin Define...
Страница 11: ...PCIe PXIe 6302 jytek com 7 2 3 Specification 2 3 1 Input Characteristics...
Страница 14: ...PCIe PXIe 6302 jytek com 10 Table 6 Pinout defination...
Страница 16: ...PCIe PXIe 6302 jytek com 12 Table 8 Input noise Figure 9 Typical Noise Level 0 Figure 10 Typical Noise Level 1...
Страница 17: ...PCIe PXIe 6302 jytek com 13 Figure 11 Typical Noise Level 2 Figure 12 Typical Noise Level 3...
Страница 18: ...PCIe PXIe 6302 jytek com 14 Figure 13 Typical Noise Level 4 Figure 14 Typical Noise Level 5...
Страница 28: ...PCIe PXIe 6302 jytek com 24 Figure 19 AI Continuous Raw Data Paraments Click Start The result is shown below...