IWILL DP6NS, Руководство пользователя

Страница: 59 / 87

59
These ca tegories determine whether option ROMs
will be copied to RAM. An exa mple of such
option ROM would be support of on-boa rd SCSI.
Enabled Optional shadow is enabled
Disabled Optional shadow is disabled
5.4 Chipset Features Setup
ROM PCI/ISA BIOS (XXXXXXXX)
CHIPSET FEATURES SETUP
AWARD SOFTWARE, INC.
Auto Conf iguration
DRAM Speed Selection
DRAM RAS# Precharge Time
Esc : Quit
F1 : Help
(Shif t)F2 :Change Color
: Select Item
ISA Bus Clock
ECC Checking/ Generation
8 bit I/O Recovery Time
Video BIOS Cacheable
PU/PD/+/- : Modif y
MA Additional Wait state
System BIOS Cacheable
:
:
:
:
:
:
:
:
:
:
:
:
:
Enabled
60 ns
PCICLK/4
Dsiabled
1
Enabled
2/2/3
Disabled
Disabled
1
3
Enabled
2/2/3 Delay Transaction : Disabled
F5 : Old Values
F7 : Load Setup Def aults
16 bit I/O Recovery Time
Peer Concurrency
Memory Hole A t 15M-16M
Passive Release :
:
:
Enabled
Disabled
Enabled
CPU-To-PCI IDE Posting
CPU-To-PCI Write Post :
: Enabled Enabled
PCI-To-DRAM Pipiline
PCI Burst Write Combine :
: Enabled Disabled
Read-Around-Write
Fast Dram Ref resh :
: Enabled Disabled
RAS# To CAS Delay
DRAM Read Burst (B/E/F)
DRAM Write Burst (B/E/F)
DRAM RAS Only Ref resh
DRAM Ref resh Queue :
: Disabled Enabled
This section a llows you to configure the system ba sed on the specific fea tures of
the insta lled chipset. This chipset ma na ges bus speeds a nd a ccess to system
memory resources, such a s DRAM a nd the externa l ca che. It a lso coordina tes
communica tions between the conventiona l ISA bus a nd the PCI bus. It must be
sta ted tha t these items should never need to be a ltered. The defa ult settings ha ve
been chosen beca use they provide the best opera ting conditions for your system .
The only time you might consider ma king a ny cha nges would be if you
discovered tha t da ta wa s being lost while using your system.
C8000 - CBFFF DC000
- DFFFF