REL0.2
Page 62 of 88
Zynq Ult MPSoC SBC Hardware User Guide
iWave Systems Technologies Pvt. Ltd.
B2B2
Pin No
Signal Name
MPSoC
Pin Name
MPSoC
Bank
MPSoC
Pin No
Signal Type/
Termination
Description
27
PL_D15_LVDS46_
L5P_GC
IO_L5P_HDGC_AD7
P_46
46
D15
IO, 1.8V LVDS PL Bank46 IO5 differential
positive.
Same
pin
can
be
configured as HDGC Global
Clock Input differential
positive or PLSYSMON
differential analog input7
positive or Single ended
I/O.
28
PL_D14_LVDS46_
L5N_GC
IO_L5N_HDGC_AD7
N_46
46
D14
IO, 1.8V LVDS PL Bank46 IO5 differential
negative.
Same
pin
can
be
configured as HDGC Global
Clock Input differential
negative or PLSYSMON
differential analog input7
negative or Single ended
I/O.
31
PL_C14_LVDS46_
L4P
IO_L4P_AD8P_46
46
C14
IO, 1.8V LVDS PL Bank46 IO4 differential
positive.
Same
pin
can
be
configured as PLSYSMON
differential analog input8
positive or Single ended
I/O.
32
PL_C13_LVDS46_
L4N
IO_L4N_AD8N_46
46
C13
IO, 1.8V LVDS PL Bank46 IO4 differential
negative.
Same
pin
can
be
configured as PLSYSMON
differential analog input8
negative or Single ended
I/O.
33
PL_B14_LVDS46_
L2P
IO_L2P_AD10P_46
46
B14
IO, 1.8V LVDS PL Bank46 IO2 differential
positive.
Same
pin
can
be
configured as PLSYSMON
differential analog input10
positive or Single ended
I/O.