REL0.2
Page 74 of 88
Zynq Ult MPSoC SBC Hardware User Guide
iWave Systems Technologies Pvt. Ltd.
B2B3
Pin No
Signal Name
MPSoC
Pin Name
MPSoC
Bank
MPSoC
Pin No
Signal Type/
Termination
Description
3
PL_AE15_LVDS44
_L1P
IO_L1P_AD15P_44
44
AE15
IO, 1.8V LVDS PL Bank44 IO1 differential
positive.
Same
pin
can
be
configured as PLSYSMON
differential analog input15
positive or Single ended
I/O.
4
PL_AE14_LVDS44
_L1N
IO_L1N_AD15N_44
44
AE14
IO, 1.8V LVDS PL Bank44 IO1 differential
negative.
Same
pin
can
be
configured as PLSYSMON
differential analog input15
negative or Single ended
I/O.
5
PL_AD15_LVDS44
_L5P_HDGC
IO_L5P_HDGC_44
44
AD15
IO, 1.8V LVDS PL Bank44 IO5 differential
positive.
Same
pin
can
be
configured as HDGC Global
Clock Input differential
positive or Single ended
I/O.
6
PL_AD14_LVDS44
_L5N_HDGC
IO_L5N_HDGC_44
44
AD14
IO, 1.8V LVDS PL Bank44 IO5 differential
negative.
Same
pin
can
be
configured as HDGC Global
Clock Input differential
negative or Single ended
I/O.
7
PL_AB15_LVDS44
_L8P_HDGC
IO_L8P_HDGC_44
44
AB15
IO, 1.8V LVDS PL Bank44 IO8 differential
positive.
Same
pin
can
be
configured as HDGC Global
Clock Input differential
positive or Single ended
I/O.
8
PL_AB14_LVDS44
_L8N_HDGC
IO_L8N_HDGC_44
44
AB14
IO, 1.8V LVDS PL Bank44 IO8 differential
negative.
Same
pin
can
be
configured as HDGC Global
Clock Input differential
negative or Single ended
I/O.