![Isee IGEP v2 Скачать руководство пользователя страница 35](http://html.mh-extra.com/html/isee/igep-v2/igep-v2_hardware-reference-manual_2092480035.webp)
IGEP
TM
v2
Hardware Reference Manual
ISEE 2007 S.L. All rights reserved, IGEP
™
is a registered trademar k from ISEE 2007 S.L. The followi ng is provided for informational purpos es onl y.
DOCUMENT FROM ISEE 2007 S.L. Ref: MAN-PR-IGEP0020-RCx
35
These connectors allow the access to the LCD signals. Next table shows the si gnals that are on
the JA41 connector (
pins 21 to 28 are not available on IGEP
™
v2
revision B series
), with
functionalities that you can configure. Each table has several columns:
Pin #
: (JJ:PP format) where JJ means JA41 connector and PP means pin number.
TYPE
: What kind of pin and origin silicon chip :
OMAP: processor; PMIC: power management chip; PWR: Power and ground lines
MODE 0, MODE 1, MODE 2, MODE 3, MODE 4, MODE 5, MODE 6, MODE 7
: OMAP3x
pin could be configured up to 7 different modes. Complexity of configuration could be
solved
at
“
Pin
Mux
Utility
for
ARM(R)
Microprocessors
”
on
http://www.ti.com/tool/pinmuxtool
“gray shading”
marked function names denote the function is already being used on
board by DVI device interface (see section 5.21 DVI-D INTERFACE: JA01).
“
green
shading”
marked function names denote this function is ONLY available on
OMAP3530 (not present on DM3730).
“blue shading”
marked function names denote this function is ONLY available on
DM3730 (not present on OMAP3530).
Functions within [] brackets on col
umn “MODE 0” denote board pin
function.
For additional details, please refer to
“OMAP3530/25 Applications Processor”
Pin #
TYPE
MODE 0
MODE 2
MODE 3
MODE 4
MODE 5
MODE 7
JA41:1
PWR
3V3
JA41:2
PWR
GND
JA41:3
OMAP dss_data0 [DVI_DATA0]
uart1_cts
dssvenc656_d0
gpio_70
safe_mode
JA41:4
OMAP dss_data1 [DVI_DATA1]
uart1_rts
dssvenc656_d1
gpio_71
safe_mode
JA41:5
OMAP dss_data2 [DVI_DATA2]
dssvenc656_d2
gpio_72
safe_mode
JA41:6
OMAP dss_data3 [DVI_DATA3]
dssvenc656_d3
gpio_73
safe_mode
JA41:7
OMAP dss_data4 [DVI_DATA4]
uart3_rx_irrx
dssvenc656_d4
gpio_74
safe_mode
JA41:8
OMAP dss_data5 [DVI_DATA5]
uart3_tx_irtx
dssvenc656_d5
gpio_75
safe_mode
JA41:9
OMAP dss_data6 [DVI_DATA6]
uart1_tx
dssvenc656_d6
gpio_76
hw_dbg14
safe_mode
JA41:10 OMAP dss_data7 [DVI_DATA7]
uart1_rx
dssvenc656_d7
gpio_77
hw_dbg15
safe_mode
JA41:11 OMAP dss_data8 [DVI_DATA8]
gpio_78
hw_dbg16
safe_mode
JA41:12 OMAP dss_data9 [DVI_DATA9]
gpio_79
hw_dbg17
safe_mode
JA41:13 OMAP dss_data10 [DVI_DATA10]
gpio_80
safe_mode
JA41:14 OMAP dss_data11 [DVI_DATA11]
gpio_81
safe_mode
JA41:15 OMAP dss_data12 [DVI_DATA12]
gpio_82
safe_mode
JA41:16 OMAP dss_data13 [DVI_DATA13]
gpio_83
safe_mode
JA41:17 OMAP dss_data14 [DVI_DATA14]
gpio_84
safe_mode
JA41:18 OMAP dss_data15 [DVI_DATA15]
gpio_85
safe_mode
JA41:19 OMAP dss_data16 [DVI_DATA16]
gpio_86
safe_mode
JA41:20 OMAP dss_data17 [DVI_DATA17]
gpio_87
safe_mode
JA41:21 OMAP dss_data18 [DVI_DATA18]
mcspi3_clk
dss_data0
gpio_88
safe_mode
JA41:22 OMAP dss_data19 [DVI_DATA19]
mcspi3_simo
dss_data1
gpio_89
safe_mode
JA41:23 OMAP dss_data20 [DVI_DATA20]
mcspi3_somi
dss_data2
gpio_90
safe_mode
JA41:24 OMAP dss_data21 [DVI_DATA21]
mcspi3_cs0
dss_data3
gpio_91
safe_mode
JA41:25 OMAP dss_data22 [DVI_DATA22]
mcspi3_cs1
dss_data4
gpio_92
safe_mode
JA41:26 OMAP dss_data23 [DVI_DATA23]
dss_data5
gpio_93
safe_mode