IPOXUSA IP-M45A1, Руководство пользователя

Страница: 71 / 80

- 65 -
BIOS
- 65 -
38
Initializes different devices through DIM. See DIM Code
Checkpoints
section of document for more information. USB controllers are
initialized at this point.
39 Initializes DMAC-1 & DMAC-2.
3A Initialize RTC date/time.
3B
Test for total memory installed in the system. Also, Check for
DEL
keys to limit memory test. Display total memory in the system.
3C Mid POST initialization of chipset registers.
40
Detect different devices (Parallel ports, serial ports, and
coprocessor in CPU, … etc.) successfully installed in the
system and update the BDA, EBDA…etc.
52
Updates CMOS memory size from memory found in memory
test. Allocates memory for Extended BIOS Data Area from
base memory. Programming the memory hole or any kind of
implementation that needs an adjustment in system RAM size
if needed.
60
Initializes NUM-LOCK status and programs the KBD
typematic rate.
75 Initialize Int-13 and prepare for IPL detection.
78 Initializes IPL devices controlled by BIOS and option ROMs.
7C Generate and write contents of ESCD in NVRam.
84 Log errors encountered during POST.
85 Display errors to theuser and gets the user response for error.
87
Execute BIOS setup if needed / requested. Check boot
password if installed.
8C Late POST initialization of chipset registers.
8D Build ACPI tables (if ACPI is supported)
8E
Program the peripheral parameters. Enable/Disalbe NMI as
selected.
90
Initialization of system management interrupt by invoking all
handlers.
A1 Lian-up work needed before booting to OS.