background image

PD672X/30/32/33 — ZV Port Implementation

Application Note

5

1.0

Introduction

The PD6710, PD6722, and PD6729 are single-chip PCMCIA interface controllers capable of 
controlling one or two PCMCIA or compact Flash sockets, respectively. They are designed for use 
in embedded applications and notebook systems where reduced form factor and low power 
consumption are critical design objectives.

Current typical application examples include:

With the PD6710, a complete single-socket PCMCIA solution with power-control circuitry can 
occupy less than 1.5 square inches (10 square centimeters) of board space. Similarly, with the 
PD6722 and PD6729, a complete dual-socket PCMCIA solution with power-control circuitry can 
occupy less than 2 square inches (13 square centimeters) of board space.

The PD67XX controllers are completely compatible with the standards of PCMCIA (Personal 
Card Memory International Association) Release 2.0 Standard as well as JEIDA (Japan Electronic 
Industry Development Association) Version 4.1 Standard (PD6729 is compliant with the PCI 2.1 
Specification. The PD67XX controllers also offer special power-saving features such as Automatic 
Low-power Dynamic Mode and Suspend Mode. Both controllers are true mixed-voltage devices 
that can operate at +5 volts, +3.3 volts, or a combination of these at various interfaces. The 
controllers have full internal buffering and require no additional circuitry to interface to the ISA (or 
ISA-like) Bus for the PD6710 and PD6722, and the PCI Bus for PD6729, or to PCMCIA sockets.

Note:

In this document, PD67XX represents the PD6710, PD6722, and PD6729.

Routers

Integrated access devices

Access network servers

DSLAMs

PBXs

Terminal servers

Vending machines

Point of Sale terminals

Portable handheld systems

Navigation systems

Data acquisition systems

Measurement equipment

Settop boxes

Содержание PD672X

Страница 1: ...PD672X 30 32 33 ZV Port Implementation Application Note May 2001 As of May 2001 this document replaces the Basis Communications Corp document AN PD10...

Страница 2: ...y time without notice Designers must not rely on the absence or characteristics of any features or instructions marked reserved or undefined Intel reserves these for future definition and shall have n...

Страница 3: ...ntation for Audio DAC 10 7 0 ZV Port Implementation for Socket A and B 11 8 0 Layout Guidelines 15 Figures 1 Typical ZV Port Implementation 7 2 Dedicated Socket Approach to ZV Port Implementation 9 3...

Страница 4: ...4 Application Note PD672X 30 32 33 ZV Port Implementation...

Страница 5: ...ely compatible with the standards of PCMCIA Personal Card Memory International Association Release 2 0 Standard as well as JEIDA Japan Electronic Industry Development Association Version 4 1 Standard...

Страница 6: ...ta on the same signals Video signals from the PC Card are routed to the ZV Port capable video controller audio signals from the PC Card are routed to the ZV Port compliant audio DAC in the host system...

Страница 7: ...iance with the ZV Port standard By disabling or powering down the ZV Port this connection between the GD7XXX and the PC Card bus does not interfere with the normal non multimedia PC Card bus operation...

Страница 8: ...is implies that the user inserts the multimedia PC Card into either slot and the system is able to recognize and respond to this event appropriately To allow the multimedia PC Card to be inserted into...

Страница 9: ...ler used a buffer may be required between the PC Card bus and the audio controller The designer must ensure that while in R2 PC Card mode non ZV operation the traffic over the bus does not cause the a...

Страница 10: ...roller when the socket is not configured in ZV Port mode is shown in Figure 3 This illustrates how to control the buffer enable if the GD7XXX is used then one of the GPO pins can control the buffer en...

Страница 11: ...in ZV Port Mode PD6722S ocket A PD6722S ocket B Comments 8 A10 I HREF O 21 85 Horizontal sync to ZV Port 10 A11 I VSYNC O 25 89 Vertical sync to ZV Port 11 A9 I Y0 O 28 91 Video data to ZV Port 12 A8...

Страница 12: ...TA O 59 122 Audio PCM Data signal Table 2 PC Card ZV Port and PD6729 Pin Assignment Sheet 1 of 2 PC Card Pin Number PC Card Pin I O in PC Card Mode ZV Port Pin Name I O in ZV Port Mode PD6729S ocket A...

Страница 13: ...heet 1 of 2 PC Card Pin No PC Card Pin I O in PC Card Mode ZV Port Pin Name I O in ZV Port Mode PD6730 or PD6832 Socket A PD6730 or PD6832 Socket B Comments 8 A10 I HREF O 73 149 Horizontal sync to ZV...

Страница 14: ...UV0 O 92 168 Video data to ZV Port 53 A22 I UV1 O 94 170 Video data to ZV Port 54 A23 I UV3 O 96 172 Video data to ZV Port 55 A24 I UV5 O 99 174 Video data to ZV Port 56 A25 I UV7 O 102 176 Video data...

Страница 15: ...Vias have already been included in this recommended stub length Maximum total capacitive loading for each Card bus signal 22 pF Maximum input capacitance of each host controller pin 10 pF Maximum inpu...

Отзывы: