background image

PD672X/30/32/33 — ZV Port Implementation

Application Note

13

21

A12

I

UV6

O

101

176

Video data to ZV Port

22

A7

I

SCLK

I

104

179

Audio SCLK PCM signal

23

A6

I

MCLK

I

106

181

Audio MCLK PCM signal

24–25

A[5:4]

I

RESERVED

RFU

108, 110

183, 185

Tristated by Controller; no 
connection in PC Card

26–29

A[3:0]

I

ADDRESS[3:0]

I

112, 114, 

115, 117

187,190, 
191, 193

Used for accessing PC 
Card

33

IOIS16#

O

PCLK

O

125

201

Pixel clock to ZV Port 

46

A17

I

Y1

O

87

163

Video data to ZV Port

47

A18

I

Y3

O

89

165

Video data to ZV Port

48

A19

I

Y5

O

92

167

Video data to ZV Port

49

A20

I

Y7

O

94

169

Video data to ZV Port

50

A21

I

UV0

O

96

171

Video data to ZV Port

53

A22

I

UV1

O

98

173

Video data to ZV Port

54

A23

I

UV3

O

100

175

Video data to ZV Port

55

A24

I

UV5

O

103

178

Video data to ZV Port

56

A25

I

UV7

O

105

180

Video data to ZV Port

60 

INPACK#

O

LRCLK

O

113

189

Audio LRCLK PCM signal

62

SPKR#

O

SDATA

O

116

192

Audio PCM data signal

Table 3.  PC Card, ZV Port, and PD6730/’6832 Pin Assignment (Sheet 1 of 2)

PC Card 

Pin No.

PC Card 

Pin

I/O in PC 

Card 

Mode

ZV Port Pin 

Name

I/O in ZV 

Port Mode

PD6730 or 

PD6832 

Socket A

PD6730 or 

PD6832 

Socket B

Comments

8

A10

I

HREF

O

73

149

Horizontal sync to ZV Port

10

A11

I

VSYNC

O

77

153

Vertical sync to ZV Port

11

A9

I

Y0

O

80

155

Video data to ZV Port

12

A8

I

Y2

O

82

157

Video data to ZV Port

13

A13

I

Y4

O

84

159

Video data to ZV Port

14

A14

I

Y6

O

86

162

Video data to ZV Port

19

A16

I

UV2

O

93

169

Video data to ZV Port

20

A15

I

UV4

O

95

171

Video data to ZV Port

21

A12

I

UV6

O

97

173

Video data to ZV Port

22

A7

I

SCLK

I

100

175

Audio SCLK PCM signal

NOTE: ‘I’ indicates that the signal is an input to the PC Card; ‘O’ indicates that the signal is an output from the PC Card. 

Controller ignores BVD2/SPKR#, IOIS16#, and INPACK# during ZV Port operation.

Table 2.  PC Card, ZV Port, and PD6729 Pin Assignment (Sheet 2 of 2)

PC Card 

Pin 

Number

PC Card 

Pin

I/O in PC 

Card 

Mode

ZV Port Pin 

Name

I/O in ZV 

Port Mode

PD6729S

ocket A

PD6729S

ocket B

Comments

NOTE: ‘I’ indicates that the signal is an input to the PC Card; ‘O’ indicates that the signal is an output from the PC Card. 

Controller ignores BVD2/SPKR#, IOIS16#, and INPACK# during ZV Port operation.

Содержание PD672X

Страница 1: ...PD672X 30 32 33 ZV Port Implementation Application Note May 2001 As of May 2001 this document replaces the Basis Communications Corp document AN PD10...

Страница 2: ...y time without notice Designers must not rely on the absence or characteristics of any features or instructions marked reserved or undefined Intel reserves these for future definition and shall have n...

Страница 3: ...ntation for Audio DAC 10 7 0 ZV Port Implementation for Socket A and B 11 8 0 Layout Guidelines 15 Figures 1 Typical ZV Port Implementation 7 2 Dedicated Socket Approach to ZV Port Implementation 9 3...

Страница 4: ...4 Application Note PD672X 30 32 33 ZV Port Implementation...

Страница 5: ...ely compatible with the standards of PCMCIA Personal Card Memory International Association Release 2 0 Standard as well as JEIDA Japan Electronic Industry Development Association Version 4 1 Standard...

Страница 6: ...ta on the same signals Video signals from the PC Card are routed to the ZV Port capable video controller audio signals from the PC Card are routed to the ZV Port compliant audio DAC in the host system...

Страница 7: ...iance with the ZV Port standard By disabling or powering down the ZV Port this connection between the GD7XXX and the PC Card bus does not interfere with the normal non multimedia PC Card bus operation...

Страница 8: ...is implies that the user inserts the multimedia PC Card into either slot and the system is able to recognize and respond to this event appropriately To allow the multimedia PC Card to be inserted into...

Страница 9: ...ler used a buffer may be required between the PC Card bus and the audio controller The designer must ensure that while in R2 PC Card mode non ZV operation the traffic over the bus does not cause the a...

Страница 10: ...roller when the socket is not configured in ZV Port mode is shown in Figure 3 This illustrates how to control the buffer enable if the GD7XXX is used then one of the GPO pins can control the buffer en...

Страница 11: ...in ZV Port Mode PD6722S ocket A PD6722S ocket B Comments 8 A10 I HREF O 21 85 Horizontal sync to ZV Port 10 A11 I VSYNC O 25 89 Vertical sync to ZV Port 11 A9 I Y0 O 28 91 Video data to ZV Port 12 A8...

Страница 12: ...TA O 59 122 Audio PCM Data signal Table 2 PC Card ZV Port and PD6729 Pin Assignment Sheet 1 of 2 PC Card Pin Number PC Card Pin I O in PC Card Mode ZV Port Pin Name I O in ZV Port Mode PD6729S ocket A...

Страница 13: ...heet 1 of 2 PC Card Pin No PC Card Pin I O in PC Card Mode ZV Port Pin Name I O in ZV Port Mode PD6730 or PD6832 Socket A PD6730 or PD6832 Socket B Comments 8 A10 I HREF O 73 149 Horizontal sync to ZV...

Страница 14: ...UV0 O 92 168 Video data to ZV Port 53 A22 I UV1 O 94 170 Video data to ZV Port 54 A23 I UV3 O 96 172 Video data to ZV Port 55 A24 I UV5 O 99 174 Video data to ZV Port 56 A25 I UV7 O 102 176 Video data...

Страница 15: ...Vias have already been included in this recommended stub length Maximum total capacitive loading for each Card bus signal 22 pF Maximum input capacitance of each host controller pin 10 pF Maximum inpu...

Отзывы: