![Inrevium TB-FMCH-HDMI2 Скачать руководство пользователя страница 47](http://html1.mh-extra.com/html/inrevium/tb-fmch-hdmi2/tb-fmch-hdmi2_hardware-user-manual_2065193047.webp)
TB-FMCH-HDMI2 Hardware User Manual
47
Rev.1.05
5.12. FPGA Input Data Phase
Figure 5-6 shows the input data phase of the FPGA on the TB-FMCH-HDMI2-TX.
FMC connector to FPGA data is captured by the FPGA at the rising edge of a video clock. Data
from the main board is transferred at the falling edge of a video clock.
HDMITX_CLK
VSYNC,HSYNC,
DE,DATA
FMC=>FPGA
Output data are synchronous with down
edge of HDMITX_CLK.
Figure 5-6 FPGA Input Data Timing