TB-FMCH-HDMI2 Hardware User Manual
23
Rev.1.05
Pin Name
No.
IO
Spec
Description
HA22_N
T22
IO
LVCMOS25
Unused
HA23_N
V22
IO
LVCMOS25
Unused
RX#0_P35
T18
I
LVCMOS33
RX#0 Video data 35 (RX to FPGA)
RX#0_P34
T17
I
LVCMOS33
RX#0 Video data 34 (RX to FPGA)
RX#0_P33
Y19
I
LVCMOS33
RX#0 Video data 33 (RX to FPGA)
RX#0_P32
AB19
I
LVCMOS33
RX#0 Video data 32 (RX to FPGA)
RX#0_P31
W18
I
LVCMOS33
RX#0 Video data 31 (RX to FPGA)
RX#0_P30
Y18
I
LVCMOS33
RX#0 Video data 30 (RX to FPGA)
RX#0_P29
T16
I
LVCMOS33
RX#0 Video data 29 (RX to FPGA)
RX#0_P28
T15
I
LVCMOS33
RX#0 Video data 28 (RX to FPGA)
RX#0_P27
U17
I
LVCMOS33
RX#0 Video data 27 (RX to FPGA)
RX#0_P26
U16
I
LVCMOS33
RX#0 Video data 26 (RX to FPGA)
RX#0_P25
V19
I
LVCMOS33
RX#0 Video data 25 (RX to FPGA)
RX#0_P24
V18
I
LVCMOS33
RX#0 Video data 24 (RX to FPGA)
RX#0_P23
R16
I
LVCMOS33
RX#0 Video data 23 (RX to FPGA)
RX#0_P22
R15
I
LVCMOS33
RX#0 Video data 22 (RX to FPGA)
RX#0_P21
V17
I
LVCMOS33
RX#0 Video data 21 (RX to FPGA)
RX#0_P20
W17
I
LVCMOS33
RX#0 Video data 20 (RX to FPGA)
RX#0_P19
V15
I
LVCMOS33
RX#0 Video data 19 (RX to FPGA)
RX#0_P18
AA18
I
LVCMOS33
RX#0 Video data 18 (RX to FPGA)
RX#0_P17
AB18
I
LVCMOS33
RX#0 Video data 17 (RX to FPGA)
RX#0_P16
Y17
I
LVCMOS33
RX#0 Video data 16 (RX to FPGA)
RX#0_P15
AB17
I
LVCMOS33
RX#0 Video data 15 (RX to FPGA)
RX#0_P14
AA14
I
LVCMOS33
RX#0 Video data 14 (RX to FPGA)
RX#0_P13
AB14
I
LVCMOS33
RX#0 Video data 13 (RX to FPGA)
RX#0_P12
Y16
I
LVCMOS33
RX#0 Video data 12 (RX to FPGA)
RX#0_P11
W15
I
LVCMOS33
RX#0 Video data 11 (RX to FPGA)
RX#0_P10
V13
I
LVCMOS33
RX#0 Video data 10 (RX to FPGA)
RX#0_P9
W13
I
LVCMOS33
RX#0 Video data 9 (RX to FPGA)
RX#0_P8
AA16
I
LVCMOS33
RX#0 Video data 8 (RX to FPGA)
RX#0_P7
AB16
I
LVCMOS33
RX#0 Video data 7 (RX to FPGA)
RX#0_P6
W14
I
LVCMOS33
RX#0 Video data 6 (RX to FPGA)
RX#0_P5
Y14
I
LVCMOS33
RX#0 Video data 5 (RX to FPGA)
RX#0_P4
Y15
I
LVCMOS33
RX#0 Video data 4 (RX to FPGA)
RX#0_P3
AB15
I
LVCMOS33
RX#0 Video data 3 (RX to FPGA)
RX#0_P2
T12
I
LVCMOS33
RX#0 Video data 2 (RX to FPGA)
RX#0_P1
U12
I
LVCMOS33
RX#0 Video data 1 (RX to FPGA)
RX#0_P0
T14
I
LVCMOS33
RX#0 Video data 0 (RX to FPGA)
RX#0_DE
R13
I
LVCMOS33
RX#0 data enable (RX to FPGA)
RX#0_LLC
W12
I
LVCMOS33
RX#0 LLC signal (RX to FPGA)
RX#0_SCLK
Y13
I
LVCMOS33
RX#0 Audio serial clock (RX to FPGA)
RX#0_MCLKOUT
AA12
I
LVCMOS33
RX#0 Audio master clock (RX to FPGA)