![Infineon IRPS5401 Скачать руководство пользователя страница 7](http://html1.mh-extra.com/html/infineon/irps5401/irps5401_user-manual_2055180007.webp)
Application Note
7 of 63
V 1.2
2018-12-12
5 Output PMIC Controller/ IRPS5401
User guide with DB295 and DB296 demo boards
Figure 7
NVM address
With this bit set to 1, the device address will be the NVM address (in REG 0x0020) plus the offset added by the
resistor value attached to ADDR_PROT (pin 55).
The resistor must be connected from ADDR_PROT to AGND (pin 50). The resistor must be decoupled with a 10
nF capacitor (X7R type). The IRPS5401 will source 100
µ
A through the offset resistor for 1 ms immediately after
POR, the ADC will measure the voltage drop on the resistor and the value will be latched into the digital core.
This happens one time at start up, so updating this resistor after POR will not affect the offset.
Figure 8
Setting the resistor
This table shows the offset given for a specific resistor value. The I2C and PMBus address will be offset by the
same value.
**NOTE: the address can’t be offset above 7Fh. So, for instance, if you set the base address in NVM to 77h, the
largest offset resistor you can use is 5.49 K, +8 offset.
**NOTE: setting the PMBus address to 0 in NVM will disable PMBus
**NOTE: setting the I2C address to 0 in NVM will disable I2C communication
**NOTE: do not set the NVM (or NVM + offset) to these addresses; 01h to 07h, 0Ah or 0x0Ch
The IRPS5401 will be shipped from the factory with the I2C address defaulted to 10h and the PMBus address
defaulted to 40h. The address offset feature will be enabled. In order to see/use the address in NVM, you will
need to populate an 845 Ω resistor on pin 55. Do not leave pin 55 floating. Do not short pin 55 to GND. The
LSADC does not like trying to sense 0 V