33
Plug and Play Aware O/S > Yes or No
When PnP OS is installed, the OS will reassign interrupts when
the setting is “Yes”. When a non-PNP OS is installed or to
prevent reassigning of interrupt settings, select setting to “No”.
Clear NVRAM >
if
yes
, BIOS will auto-clear NVRAM on every
boot.
On Board PCI SCSI Controller >
to enable and disable the on
board PCI SCSI Controller
PCI Latency Timer (PCI Clocks) >
to define the latency timing
(PCI clock) for all PCI devices on the PCI bus.
PCI VGA Palette Snoop >
this option is useful only for system
with more than one VGA devices connected to it through
different bus (one PCI and one ISA). To enable those various
VGA devices to handle signal from the CPU on each set of
palette registers of every video devices, it must be set
Enabled
.
Allocate IRQ to PCI VGA >
to allocate IRQ to PCI VGA, answer
Yes and vice versa.
Offboard PCI IDE Card >
to specify if an off board PCI IDE card
is installed in your computer or not. You must specify the slot
number on the board, which will be used for the card.
Offboard PCI IDE Primary (/Secondary) IRQ >
to specify the
PCI interrupt that is assigned to the Primary (/Secondary) IDE
channel on the offboard PCI IDE controller.
PCI Slot (1,2,3,4) IRQ Priority >
to specify the IRQ priority to be
used by the PCI devices on slot 1 to 4.
DMA Channel (0,1,3,5,6,7) >
to indicate whether or not the DMA
channel is assigned for a PnP or ISA card.
IRQ (3,4,5,7,9,10,11,14,15) >
to assign the displayed IRQ to be
used by a legacy ISA adapter card. The settings are ISA/EISA or
PCI/PnP.
34
4.8
Hardware Monitor Setup
This setup helps users monitor the ROCKY-3703EVR boards
on board system voltage and fan speed. The function is
implemented by on board VIA686 chip. The voltage monitoring
will cover +5V, +12V,-12V,and –5V. And there are three fan
connectors for chassis and CPU fans.
Note: normal CPU Fan RPM is over than 5000 RPM. If your
CPU Fan RPM is less than that figure, something is wrong and
the CPU will be in overheat condition. Make sure that the
connection at CN1/CN22 is correct.
