4 - 5
4-5 PORT ALLOCATIONS
4-5-1 CPU (IC8)
Pin
number
1
9
11
12
15
16
17
18
19
21
26, 36,
37
38
44–47
49
50
51
52
53
54
55
56
57
58
59
Port
name
VIN
RESET
CSIFT
SCK
DAST
CLIN
CLOUT
PLST
NOIS
BUSY
OPV1–3
NWC
KR3–
KR0
RMUT
MMUT
DUSE
S5C
R5C
T5C
TXC
AFON
LIGT
ESCK
ESDA
Description
Input port for battely voltage detection.
Input port for RESET signal.
Outputs reference oscillator for the
CPU control signal.
Outputs clock signal to the PLL IC
(IC1), EEPROM (IC7), etc.
•
Outputs strobe signals to the
expander IC (IC10, pin 6).
• Input port for the initial version sig-
nal.
Input port for the cloning signal.
Outputs the cloning signal.
Outputs strobe signals to the PLL IC
(IC1, pin 3).
Input for for noise signals (pulse type).
Outputs BUSY detection.
Low: The channel is busy.
Input port for the optional unit detec-
tion signal from J5.
Outputs Wide/Narrow mode control
signal.
High: Wide mode is selected.
Output ports for key matrix.
Low: When the key is pushed.
• Outputs RX mute control signal.
• Input port for the RX mute signal
from optional units.
• Output TX mute control signal.
• Input port for the TX mute signal
from optional units.
Outputs low-pass filter cut-off frequen-
cy control signal when DTCS is acti-
vated.
Outputs S5 regulator control signal.
Low: While power is ON.
Outputs R5 regulator control signal.
Low: While receiving.
Outputs T5 regulator control signal.
Low: While transmitting.
Outputs APC circuit control signal.
High: While transmitting.
Outputs control signal for the regulator
circuit of AF power amplifier.
High: When squelch is open, etc.
Outputs LCD backlight control signal.
High: Lights ON.
Outputs EEPROM (IC7, pin 6) clock
signal.
I/O port for data signals from/to EEP-
ROM (IC7, pin 5)
Pin
number
63
90
91
94
95
96
97
98
99
100
Port
name
UNLK
MTONE
DTMF
CTCIN
PTT0
BDET
REM0
SD
LVIN
TEMP
Description
Input port for unlock signal.
High: PLL is unlocked.
Low: PLL is locked.
Output port for:
Beep audio while receiving.
2/5-tone signals while transmitting.
Outputs DTMF tone signal while trans-
mitting.
CTCSS/DTCS signals input port for
decording.
Input port for the [PTT] switch.
High: While [PTT] switch is pushed.
Input port for the battery’s type detec-
tion.
Input port for the remote-control signal
from external MIC (HM-75).
Input port for the RSSI detection.
Input port for the PLL lock voltage.
Input port for the transceiver’s internal
temperature detection.
4-5-2 OUTPUT EXPANDER IC (IC10)
Pin
number
2, 3,
10, 11
6
7
Port
name
T1–T4
DAST
SCK
Description
Output tunable bandpass filter control
signals.
Input port for strobe signal from the
CPU (IC8, pin 15).
Input port for clock signal from the
CPU (IC8, pin 12).
CPU (IC8)–continued
Содержание IC-F3GS
Страница 1: ...SERVICE MANUAL VHF FM TRANSCEIVERS ...
Страница 39: ......
Страница 40: ...1 1 32 Kamiminami Hirano ku Osaka 547 0003 Japan S 13713IZ C1V q 2000 Icom Inc ...
Страница 41: ...SERVICE MANUAL UHF FM TRANSCEIVERS ...
Страница 82: ......
Страница 83: ...1 1 32 Kamiminami Hirano ku Osaka 547 0003 Japan S 13713IZ C1U 1 2000 Icom Inc ...