Hitachi 55293DLB, Руководство по обслуживанию

Страница: 49 / 86

48
o
Erase/Program Suspend&Resume

Advanced Security Features
o
Software and Hardware Write-Protect
o
Power Supply Lock-Down and OTP protection
o
Top/Bottom, Complement array protection
o
Individual Block/Sector array protection
o
64-Bit Unique ID for each device
o
Discoverable Parameters (SFDP) Register
o
3x256-Bytes Security Registers with OTP locks
o
Volatile & Non-volatile Status Register Bits

Space Efficient Packaging
o
8-pin SOIC 208-mil / VSOP 208-mil
o
8-pad WSON 6x5-mm / 8x6-mm
o
16-pin SOIC 300-mil (additional / RESET pin)
o
8-pin PDIP 300-mil
o
24-ball TFBGA 8x6-mm (6x4/5x5 ball array)
o
Contact Winbond for KGB and other options
General Description
This W25Q32FV (32M-bit) Serial Flash memory provides a storage solution for systems with limited space,
pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial Flash devices.
They are ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI (XIP) and storing
voice, text and data. The device operates on a single 2.7V to 3.6V power supply with current consumption as
low as 4mA active and 1uA for power-down. All devices are offered in space-saving packages.
The W25Q32FV array is organized into 16,384 programmable pages of 256-bytes each. Up to 256 bytes can
be programmed at a time.Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block
erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q32FV has 1,024 erasable
sectors and 64 erasable blocks respectively. The small 4KB sectors allow for greater flexibility in applications
that require data and parameter storage.
The W25Q32FV support the standart Serial Peripheral Interface (SPI), Dual/Quad I/O SPI as well as 2-
clocks instruction cycle Quad Peripharel Interface (QPI): Serial Clock, Chip Select, Serial Data I/O0 (DI), I/O1
(D0), I/O2 (/WP), and I/O3 (/HOLD). SPI clock frequencies of up to 104MHz are supported allowing
equivalent clock rates of 208MHz (104MHz x 2) for Duad I/O and 416Mhz (104MHz x 4) for Quad I/O when
using the Fast Read Dual/Quad I/O and QPI instructions. These transfer rates can outperform standart
Asynchronous 8 an 16-bit Parallel Flash memories. The Continuous Read Mode allows for efficient memory
Access with as few as 8-clocks of instruction-overhead to read a 24-bit address, allowing true XIP(execute in
place) operation.
A Hold pin, Write Protect pin and programmable write protection, with top or bottom array control, provide
further control flexibility. Additionally, the device supports JEDEC standart manufacturer and device ID and
SFDP Register, a 64-bit Unique Serial Number and three 256-bytes Security Registers.
Figure: Pin configuration