MB9048
2
(Continued)
Pin No.
Pin name
Circuit
type
Function
LQFP*
1
QFP*
2
19
20
21
22
P43, P44
F
(CMOS)
This is a general purpose I/O port.
A11, A12
In non-multiplex mode, this pin functions as an external
address pin.
22
24
P45
F*
4
(CMOS)
This is a general purpose I/O port.
A13
In non-multiplex mode, this pin functions as an external
address pin.
23
24
25
26
P46, P47
F
(CMOS)
This is a general purpose I/O port.
A14, A15
In non-multiplex mode, this pin functions as an external
address pin.
OUT4/OUT5
Output compare event output pins.
68
70
P50
D
(CMOS)
This is a general purpose I/O port. In external bus mode, this pin
functions as the ALE pin.
ALE
In external bus mode, this pin functions as the address load
enable (ALE) signal pin.
69
71
P51
D
(CMOS)
This is a general purpose I/O port. In external bus mode, this pin
functions as the RD pin.
RD
In external bus mode, this pin functions as the read strobe output
(RD) signal pin.
70
72
P52
D
(CMOS)
This is a general purpose I/O port. In external bus mode, when
the WRE pin in the EPCR register is set to “1”, this pin functions
as the WRL pin.
WRL
In external bus mode, this pin functions as the lower data write
strobe output (WRL) pin. When the WRE bit in the EPCR regis-
ter is set to “0”, this pin functions as a general purpose I/O port.
71
73
P53
D
(CMOS)
This is a general purpose I/O port. In external bus mode with
16-bit bus width, when the WRE bit in the EPCR register is set to
“1”, this pin functions as the WRH pin.
WRH
In external bus mode with 16-bit bus width, this pin functions as
the upper data write strobe output (WRH) pin. When the WRE bit
in the EPCR register is set to “0”, this pin functions as a general
purpose I/O port.
72
74
P54
D
(CMOS)
This is a general purpose I/O port. In external bus mode, when
the HDE bit in the EPCR register is set to “1”, this pin functions
as the HRQ pin.
HRQ
In external bus mode, this pin functions as the hold request input
(HRQ) pin. When the HDE bit in the EPCR register is set to “0”,
this pin functions as a general purpose I/O port.
73
75
P55
D
(CMOS)
This is a general purpose I/O port. In external bus mode, when
the HDE bit in the EPCR register is set to “1”, this pin functions
as the HAK pin.
HAK
In external bus mode, this pin functions as the hold acknowledge
(HAK) pin. When the HDE bit in the EPCR register is set to “0”,
this pin functions as a general purpose I/O port.
AVR135
harman/kardon
85
Содержание AVR 135
Страница 27: ...sch 1 Wed Apr 13 11 48 57 2005 27...
Страница 76: ...AVR135 harman kardon 76...
Страница 77: ...AVR135 harman kardon 77...
Страница 80: ...LC74763 74763M Pin Assignment Serial Data Input Timing Top view AVR135 harman kardon 80...
Страница 81: ...System Block Diagram LC74763 74763M AVR135 harman kardon 81...
Страница 88: ...AVR135 harman kardon 88...
Страница 90: ...AVR135 harman kardon 90...
Страница 91: ...AVR135 harman kardon 91...
Страница 98: ...AVR135 harman kardon 98...
Страница 99: ...AVR135 harman kardon 99...
Страница 102: ...AVR135 harman kardon 102...
Страница 103: ...AVR135 harman kardon 103...
Страница 104: ...AVR135 harman kardon 104...
Страница 105: ...AVR135 harman kardon 105...
Страница 106: ...CAM350 PRO V 7 6 Mon Sep 01 10 29 56 2003 Untitled AVR135 harman kardon 106...
Страница 107: ...AVR135 harman kardon AVR135 harman kardon 107...
Страница 108: ...AVR135 harman kardon 108...
Страница 109: ...AVR135 harman kardon 109...
Страница 110: ...AVR135 harman kardon 110...
Страница 111: ...VR PART Text AVR135 harman kardon 111...
Страница 112: ...AVR135 harman kardon 112 M A I N B O A...
Страница 113: ...AVR135 harman kardon 113 M A I N BO A R D 2 B...
Страница 114: ...ch 1 Thu Dec 30 10 19 37 2004 AVR135 harman kardon 114...