2 Overview
2.4 Pin Quantity
UG823-1.7.2E
6(28)
[2]The max. user I/O excludes dedicated MODE pins. The JTAGSEL_N and JTAG
pins cannot be used as I/O simultaneously. The data in this table is when the
loaded four JTAG pins (TCK, TDI, TDO, and TMS) are used as I/O.
[3]Pin multiplexing.
2.4.2
Quantity of GW1NS-4 / GW1NS-4C Pins
Table 2-4
Quantity of GW1NS-4 / GW1NS-4C
Pins
Pin Type
GW1NS-4/GW1NS-4C
CS49
QN48
MG64
I/O Single end/Differential
pair
/LVDS
1
BANK0
8/3/0
8/3/0
9/3/0
BANK1
18/9/0
10/5/0
28/14/0
BANK2
16/8/8
9/4/4
18/9/9
BANK3
0/0/0
11/5/0
0/0/0
Max. User I/O
2
42
38
56
Differential Pair
20
17
26
True LVDS output
8
4
9
VCC
1
2
1
VCCX
1
1
1
VCCO0
0
1
1
VCCO1
1
1
1
VCCO2
1
1
1
VCCO3
0
2
1
VCCO0/VCCO3
3
1
0
0
VSS
2
1
2
MODE0
0
0
0
MODE1
0
1
0
MODE2
0
0
0
JTAGSEL_N
0
1
1
NC
0
0
0
Note!
[1]Single end/ Differential I/O quantity include CLK pins, and download pins;
[2]The max. user I/O excludes dedicated MODE pins. The JTAGSEL_N and JTAG
pins cannot be used as I/O simultaneously. The data in this table is when the
loaded four JTAG pins (TCK, TDI, TDO, and TMS) are used as I/O.
[3]Pin multiplexing.
Содержание GW1NS Series
Страница 1: ...GW1NS series of FPGA Products Package Pinout User Guide UG823 1 7 2E 06 30 2021 ...
Страница 36: ......