3 Development Board Circuit
3.1 FPGA Module
DBUG361-1.2E
13(30)
Figure3-2 GW1N-9 LQ144 Package Pins Distribution (Top View)
Table 3-2 FPGA I/O Pins Distribution
I/O BANK No.
Modules Connected
I/O BANK0
Pins selection for download mode
LVDS differential input
GPIO
I/O BANK1
GPIO
50MHz clock input
LED
Slide Switches
Key Switches
Reset
I/O BANK2
MIPI/LVDS differential output
GPIO
I/O BANK3
GPIO Interface
JTAG download
Содержание DK-START-GW1NR9
Страница 1: ...DK START GW1NR9 V1 1 User Guide DBUG361 1 2E 2019 12 19 ...
Страница 38: ......