GE V7768, Справочник по аппаратуре

Страница: 50 / 92

50 V7768/V7769 Hardware Reference Manual
When either field is read, the current count value is latched and returned. There
are two modes that determine how the count is latched depending on the setting
of the “Read Latch Select” bit in the Control Status Register (TCSR2). See the
TCSR2 register description for more information on these two modes.
3.3.7 Timer 3 Current Count Register (TMRCCR3)
The current count of Timer 3 may be read via the Timer 3 Current Count Register
(TMRCCR3), located at offset 0x24 from the address in BAR2. The mapping of bits
in this register is shown in Table 3-9.
When this field is read, the current count value is latched and returned. There are
two modes that determine how the count is latched depending on the setting of
the “Read Latch Select” bit in the Control Status Register (TCSR2). See the TCSR2
register description for more information on these two modes.
3.3.8 Timer 4 Current Count Register (TMRCCR4)
The current count of Timer 4 may be read via the Timer 4 Current Count Register
(TMRCCR4), located at offset 0x28 from the address in BAR2. The mapping of bits
in this register is shown in Table 3-10.
When this field is read, the current count value is latched and returned. There are
two modes that determine how the count is latched depending on the setting of
the “Read Latch Select” bit in the Control Status Register (TCSR2). See the TCSR2
register description for more information on these two modes.
3.3.9 Timer 1 IRQ Clear (T1IC)
The Timer 1 IRQ Clear (T1IC) register is used to clear an interrupt caused by
Timer 1. Writing to this register, located at offset 0x30 from the address in BAR2,
causes the interrupt from Timer 1 to be cleared. This can also be done by writing a
“0” to the appropriate “Timer x Caused IRQ” field of the timer Control Status
Register (TCSR1). This register is write only and the data written is irrelevant.
3.3.10 Timer 2 IRQ Clear (T2IC)
The Timer 2 IRQ Clear (T2IC) register is used to clear an interrupt caused by
Timer 2. Writing to this register, located at offset 0x34 from the address in BAR2,
causes the interrupt from Timer 2 to be cleared. This can also be done by writing a
Table 3-8 TMRCCR12 Bit Mapping
Field Bits Read or Write
Timer 2 Count TMRCCR12[31..16] Read Only
Timer 1 Count TMRCCR12[15..0] Read Only
Table 3-9 TMRCCR3 Bit Mapping
Field Bits Read or Write
Timer 3 Count TMRCCR3[31..0] Read Only
Table 3-10 TMRCCR4 Bit Mapping
Field Bits Read or Write
Timer 4 Count TMRCCR4[31..0] Read Only