manualshive.com logo in svg

Fujitsu MPG3xxxAT, Руководство по эксплуатации продукта, Страница: 28 / 201

Поделиться
Скачать
Fujitsu MPG3xxxAT Скачать руководство пользователя страница 28

C141-E110-02EN

2 - 3

2.2

System Configuration

2.2.1

ATA interface

Figures 2.2 and 2.3 show the ATA interface system configuration.  The drive has a 40-pin PC AT
interface connector and supports the PIO transfer till 16.6 MB/s (PIO mode 4), the DMA transfer
till 16.6 MB/s (Multiword DMA mode 2), the ultra DMA transfer till 66.6 MB/s (Ultra DMA
mode 4), and the ultra DMA transfer till 100 MB/s (Ultra DMA mode 5).

2.2.2

1 drive connection

HA

(Host adaptor)

AT bus

(Host interface)

Host

Disk drive

ATA interface

Figure 2.2

1 drive system configuration

2.2.3

2 drives connection

HA

(Host adaptor)

AT bus

(Host interface)

Host

Disk drive #0

ATA interface

Disk drive #1

Note:

When the drive that is not conformed to ATA is connected to the disk drive is above
configuration, the operation is not guaranteed.

Figure 2.3

2 drives configuration

Содержание MPG3xxxAT

Страница 1: ...C141 E110 02EN MPG3xxxAT DISK DRIVES PRODUCT MANUAL ...

Страница 2: ...21 5 25 GLWLRQ DWH SXEOLVKHG 5HYLVHG FRQWHQWV 01 July 2000 02 Aug 2000 As the result of evaluation 6SHFLILFDWLRQ 1R 1 7KH FRQWHQWV RI WKLV PDQXDO LV VXEMHFW WR FKDQJH ZLWKRXW SULRU QRWLFH OO 5LJKWV 5HVHUYHG RS ULJKW 8 768 0 7 ...

Страница 3: ...This page is intentionally left blank ...

Страница 4: ...k drives into user systems This manual assumes that users have a basic knowledge of hard disk drives and their application in computer systems This manual consists of the following six chapters Chapter 1 DEVICE OVERVIEW Chapter 2 DEVICE CONFIGURATION Chapter 3 INSTALLATION CONDITIONS Chapter 4 THEORY OF DEVICE OPERATION Chapter 5 INTERFACE Chapter 6 OPERATIONS In this manual disk drives may be ref...

Страница 5: ... situation could result in minor or moderate personal injury if the user does not perform the procedure correctly This alert signal also indicates that damages to the product or other property may occur if the user does not perform the procedure correctly This indicates information that could help the user use the product more efficiently In the text the alert signal is centered followed below by ...

Страница 6: ...e adjustment repair or replacement Fujitsu is not liable for any other disk drive defects such as those caused by user misoperation or mishandling inappropriate operating environments defects in the power supply or cable problems of the host system or other causes outside the disk drive ...

Страница 7: ...ES PRODUCT MANUAL C141 E110 This manual DEVICE OVERVIEW DEVICE CONFIGURATION INSTALLATION CONDITIONS THEORY OF DEVICE OPERATION INTERFACE OPERATIONS MPG3xxxAT DISK DRIVES MAINTENANCE MANUAL C141 F045 MAINTENANCE AND DIAGNOSIS REMOVAL AND REPLACEMENT PROCEDURE ...

Страница 8: ...1 5 Acoustic Noise 1 8 1 6 Shock and Vibration 1 9 1 7 Reliability 1 9 1 8 Error Rate 1 10 1 9 Media Defects 1 10 CHAPTER 2 DEVICE CONFIGURATION 2 1 2 1 Device Configuration 2 1 2 2 System Configuration 2 3 2 2 1 ATA interface 2 3 2 2 2 1 drive connection 2 3 2 2 3 2 drives connection 2 3 CHAPTER 3 INSTALLATION CONDITIONS 3 1 3 1 Dimensions 3 1 3 2 Handling Cautions 3 3 3 2 1 General notes 3 3 3 2...

Страница 9: ...2 3 Spindle 4 3 4 2 4 Actuator 4 3 4 2 5 Air filter 4 3 4 3 Circuit Configuration 4 4 4 4 Power on Sequence 4 5 4 5 Self calibration 4 7 4 5 1 Self calibration contents 4 7 4 5 2 Execution timing of self calibration 4 8 4 5 3 Command processing during self calibration 4 8 4 6 Read write Circuit 4 9 4 6 1 Read write preamplifier PreAMP 4 9 4 6 2 Write circuit 4 9 4 6 3 Read circuit 4 9 4 6 4 Time b...

Страница 10: ...0 5 4 4 Other commands 5 81 5 4 5 DMA data transfer commands 5 81 5 5 Ultra DMA Feature Set 5 83 5 5 1 Overview 5 83 5 5 2 Phases of operation 5 84 5 5 3 Ultra DMA data in commands 5 84 5 5 3 1 Initiating an Ultra DMA data in burst 5 84 5 5 3 2 The data in transfer 5 85 5 5 3 3 Pausing an Ultra DMA data in burst 5 85 5 5 3 4 Terminating an Ultra DMA data in burst 5 86 5 5 4 Ultra DMA data out comm...

Страница 11: ...10 Host terminating an Ultra DMA data out burst 5 107 5 6 3 11 Device terminating an Ultra DMA data in burst 5 108 5 6 4 Power on and reset 5 109 CHAPTER 6 OPERATIONS 6 1 6 1 Device Response to the Reset 6 1 6 1 1 Response to power on 6 2 6 1 2 Response to hardware reset 6 3 6 1 3 Response to software reset 6 4 6 1 4 Response to diagnostic command 6 5 6 2 Address Translation 6 6 6 2 1 Default para...

Страница 12: ...n using CBLID signal Host sensing the condition of the CBLID signal 3 12 3 13 Cable type detection using IDENTIFY DEVICE data Device sensing the condition of the CBLID signal 3 12 3 14 Jumper location 3 13 3 15 Factory default setting 3 14 3 16 Jumper setting of master or slave device 3 14 3 17 Jumper setting of Cable Select 3 15 3 18 Example 1 of Cable Select 3 15 3 19 Example 2 of Cable Select 3...

Страница 13: ... DMA data in burst 5 102 5 14 Host terminating an Ultra DMA data in burst 5 103 5 15 Initiating an Ultra DMA data out burst 5 104 5 16 Sustained Ultra DMA data out burst 5 105 5 17 Device pausing an Ultra DMA data out burst 5 106 5 18 Host terminating an Ultra DMA data out burst 5 107 5 19 Device terminating an Ultra DMA data out burst 5 108 5 20 Power on Reset Timing 5 109 6 1 Response to power o...

Страница 14: ... to be read by IDENTIFY DEVICE command 5 29 5 6 Features register values and settable modes 5 37 5 7 Diagnostic code 5 41 5 8 Features Register values subcommands and functions 5 51 5 9 Device attribute data structure 5 54 5 10 Warranty failure threshold data structure 5 55 5 11 Error logging data structure 5 59 5 12 Contents of security password 5 62 5 13 Contents of SECURITY SET PASSWORD data 5 ...

Страница 15: ...This page is intentionally left blank ...

Страница 16: ...e is compact and reliable 1 1 Features 1 1 1 Functions and performance 1 Compact The disk drive has 1 or 2 disks of 95 mm 3 5 inches diameter and its height is 26 1 mm 1 inch 2 Large capacity The disk drive can record up to 20 49 GB formatted on one disk using the 48 51 CC2EPRML recording method and 15 recording zone technology The MPG3xxxAT series have a formatted capacity of 10 24 GB to 40 99 GB...

Страница 17: ... Connection to interface With the built in ATA interface controller the disk drive can be connected to an ATA interface of a personal computer 2 Data buffer The disk drive uses a 512 KB or 2 MB data buffer to transfer data between the host and the disk media In combination with the read ahead cache system described in item 3 and the write cache described in item 6 the buffer contributes to efficie...

Страница 18: ...If a recoverable error occurs the disk drive itself attempts error recovery The 42 bytes ECC has improved buffer error correction for correctable data errors 6 Write cache When the disk drive receives a write command the disk drive posts the command completion at completion of transferring data to the data buffer completion of writing to the disk media This feature reduces the access time at writi...

Страница 19: ... Minimum Average Maximum Read 1 0 ms typical write 1 2 ms typical Read 12 ms typical write 13 ms typical Read 20 ms typical write 21 ms typical Start Stop time Start 0 rpm to Drive Read Stop at Power Down Typical 8 sec Maximum 15 sec Typical 20 sec Maximum 30 sec Interface ATA 5 Maximum Cable length 0 46 m 18 inch Data Transfer Rate To From Media To From Host 22 7 to 38 6 MB s 16 6 MB s Max burst ...

Страница 20: ...ity User area Mounting Screw Order No Remarks MPG3102AT 10 24 GB No 6 32UNC CA05761 B511 512 KB Data Buffer MPG3153AT 15 37 GB No 6 32UNC CA05761 B323 512 KB Data Buffer MPG3204AT 20 49 GB No 6 32UNC CA05761 B521 512 KB Data Buffer MPG3307AT 30 74 GB No 6 32UNC CA05761 B343 2 048 KB Data Buffer MPG3409AT 40 99 GB No 6 32UNC CA05761 B542 2 048 KB Data Buffer 1 3 Power Requirements 1 Input Voltage 5...

Страница 21: ...ms except for spin up 2 Power requirements reflect nominal values for 12V and 5V power 3 Idle mode is in effect when the drive is not reading writing seeking or executing any commands A portion of the R W circuitry is powered down the spindle motor is up to speed and the Drive ready condition exists 4 R W mode is defined as 50 read operations and 50 write operations on a single physical track 5 Se...

Страница 22: ...s turned on 5 Power on off sequence The voltage detector circuit monitors 5 V and 12 V The circuit does not allow a write signal if either voltage is abnormal This prevents data from being destroyed and eliminates the need to be concerned with the power on off sequence 5VDC 0 5A div 0 0 0 0 0 5 1 0 A 1 5 A 0 5 1 0 12VDC 0 5A div 3 2 5 4 seconds 6 ...

Страница 23: ... 85 RH Non condensing 29 C Altitude relative to sea level Operating Non operating 60 to 3 000 m 200 to 10 000 ft 60 to 12 000 m 200 to 40 000 ft 1 5 Acoustic Noise Table 1 5 lists the acoustic noise specification Table 1 5 Acoustic noise specification Model MPG3102AT MPG3153AT MPG3204AT MPG3307AT MPG3409AT Idle mode DRIVE READY 3 3 bels 3 4 bels 3 1 bels Seek mode Random 3 6 bels 3 9 bels 3 6 bels...

Страница 24: ...ures MTBF is 500 000 POH power on hours or more operation 24 hours day 7 days week This does not include failures occurring during the first three months after installation MTBF is defined as follows MTBF H Disk drive defects refers to defects that involve repair readjustment or replacement Disk drive defects do not include failures caused by external factors such as damage caused by handling inap...

Страница 25: ...ernative blocks can be assigned are not included in the error rate count below It is assumed that the data blocks to be accessed are evenly distributed on the disk media 1 Unrecoverable read error Read errors that cannot be recovered by read retries without user s retry and ECC corrections shall occur no more than 10 times when reading data of 1015 bits Read retries are executed according to the d...

Страница 26: ...iguration 2 1 Device Configuration Figure 2 1 shows the disk drive The disk drive consists of a disk enclosure DE read write preamplifier and controller PCA The disk enclosure contains the disk media heads spindle motors actuators and a circulating air filter Figure 2 1 Disk drive outerview ...

Страница 27: ...positioned by feedback of the servo information read by the read write head If the power is not on or if the spindle motor is stopped the head assembly stays in the specific CSS zone on the disk and is fixed by a mechanical lock 5 Air circulation system The disk enclosure DE is sealed to prevent dust and dirt from entering The disk enclosure features a closed loop air circulation system that relie...

Страница 28: ...sfer till 66 6 MB s Ultra DMA mode 4 and the ultra DMA transfer till 100 MB s Ultra DMA mode 5 2 2 2 1 drive connection HA Host adaptor AT bus Host interface Host Disk drive ATA interface Figure 2 2 1 drive system configuration 2 2 3 2 drives connection HA Host adaptor AT bus Host interface Host Disk drive 0 ATA interface Disk drive 1 Note When the drive that is not conformed to ATA is connected t...

Страница 29: ... 4 DMA mode 2 ultra DMA mode 4 or ultra DMA mode 5 occurrence of ringing or crosstalk of the signal lines AT bus between the HA and the disk drive may be a great cause of the obstruction of system reliability Thus it is necessary that the capacitance of the signal lines including the HA and cable does not exceed the ATA 3 and ATA 4 standard and the cable length between the HA and the disk drive sh...

Страница 30: ...N CONDITIONS 3 1 Dimensions 3 2 Handling Cautions 3 3 Mounting 3 4 Cable Connections 3 5 Jumper Settings 3 1 Dimensions Figure 3 1 illustrates the dimensions of the disk drive and positions of the mounting screw holes All dimensions are in mm ...

Страница 31: ...C141 E110 02EN 3 2 Figure 3 1 Dimensions ...

Страница 32: ...e driver 2 Please observe the tightening torque of the screw strictly 6 32UNC Max 0 59 N m 6 Kg cm 3 2 3 Recommended equipments Contents Model Maker Wrist strap JX 1200 3056 8 SUMITOMO 3M ESD ESD mat 76000DES ASK7876 COMKYLE Shock Low shock driver SS 3000 HIOS Place the shock absorbing mat on the operation table and place ESD mat on it Use the Wrist strap Do not hit HDD each other Do not stack whe...

Страница 33: ... is connected to signal ground SG and the mounting frame is also connected to signal ground These are electrically shorted Note Use No 6 32UNC screw for the mounting screw and the screw length should satisfy the specification in Figure 3 5 3 Limitation of side mounting When the disk drive is mounted using the screw holes on both side of the disk drive use two screw holes shown in Figure 3 4 Do not...

Страница 34: ...re 3 5 Mounting frame structure 5 0 or less 4 5 or less 2 B Frame of system cabinet Details of B Details of A Frame of system cabinet Screw Screw PCA DE 2 5 2 5 2 5 A DE Side surface mounting Bottom surface mounting Use these screw holes Do not use this screw hole ...

Страница 35: ... in the cabinet such that the PCA side in particular receives sufficient cooling To check the cooling efficiency measure the surface temperatures of the DE Regardless of the ambient temperature this surface temperature must meet the standards listed in Table 3 1 Figure 3 6 shows the temperature measurement point Figure 3 6 Surface temperature measurement points Table 3 1 Surface temperature measur...

Страница 36: ...on Figure 3 7 Service area 6 External magnetic fields Avoid mounting the disk drive near strong magnetic sources such as loud speakers Ensure that the disk drive is not affected by external magnetic fields P side Cable connection Mode setting switches R side Mounting screw hole Mounting screw hole Q side Mounting screw hole ...

Страница 37: ...connectors and terminals listed below for connecting external devices Figure 3 8 shows the locations of these connectors and terminals Power supply connector CN1 ATA interface connector CN1 Figure 3 8 Connector locations ATA interface connector Mode Setting Pins Power supply connector CN1 ...

Страница 38: ... housing 1 480424 0 AMP Contact 60617 4 AMP Note The cable of twisted pairs and neighboring line separated individually is not allowed to use for the host interface cable It is because that the location of signal lines in these cables is not fixed and so the problem on the crosstalk among signal lines may occur It is recommended to use the ribbon cable for ATA interface that cable length is less t...

Страница 39: ... a fine pitch cable to double the number of conductors available to the 40 pin connector The grounds assigned by the interface are commoned with the additional 40 conductors to provide a ground between each signal line and provide the effect of a common ground plane 2 The cable assembly may contain up to 3 connectors which shall be uniquely colored as follows All connectors shall have position 20 ...

Страница 40: ...able configuration b Host system that do support Ultra DMA modes greater than mode 2 shall either connect directly to the device without using a cable assembly or determine the cable assembly type Determining the cable assembly type may be done either by the host sensing the condition of the PDIAG CBLID signal see Figure 3 12 or by relying on information from the device see Figure 3 13 Hosts that ...

Страница 41: ...sensing the condition of the CBLID signal open 0 047 µF 10 or 20 Host Device 0 Device 1 with 80 conductor cable with 40 conductor cable PDIAG CBLID conductor PDIAG CBLID conductor IDENTIFY DEVICE information word 93 bit13 1 Device detected CBLID above VIH IDENTIFY DEVICE information word 93 bit13 0 Device detected CBLID below VIL Host Device 0 Device 1 0 047 µF 10 or 20 Figure 3 13 Cable type dete...

Страница 42: ... 3 5 Jumper Settings 3 5 1 Location of setting jumpers Figure 3 14 shows the location of the jumpers to select drive configuration and functions Figure 3 14 Jumper location DC Power Connector Interface Connector 1 40 1 2 ...

Страница 43: ...elected 8 6 4 2 a Master device shorted b Slave device 9 7 5 3 1 8 6 4 2 9 7 5 3 1 Figure 3 16 Jumper setting of master or slave device Note When the device type is set by the jumper on the device the device should not be configured for cable selection 2 Cable Select CSEL In Cable Select mode the device can be configured either master device or slave device For use of Cable Select function Unique ...

Страница 44: ...f the cable and connecting it to ground further the CSEL is set to low level The device is identified as a master device At this time the CSEL of the slave device does not have a conductor Thus since the slave device is not connected to the CSEL conductor the CSEL is set to high level The device is identified as a slave device Open CSEL conductor GND Slave device Master device Host system Figure 3...

Страница 45: ...oes not have the 2 1 GB clip feature Slave Device Master Device Cable Select 8 6 4 2 9 7 5 3 1 8 6 4 2 9 7 5 3 1 8 6 4 2 9 7 5 3 1 Model No of cylinders No of heads No of sectors Capacity MPG3102AT 4 092 16 63 2 1 GB MPG3153AT 4 092 16 63 2 1 GB MPG3204AT 4 092 16 63 2 1 GB MPG3307AT 4 092 16 63 2 1 GB MPG3409AT 16 383 16 63 33 8 GB b Slave present If the slave device does not use the Device Activ...

Страница 46: ...ing Jumper Plug is the recommended specification for jumper settings on this device Parts Name Parts Number Manufacturer Remarks Jumper Plug IMAS 9251H GF IRISO ELECTRONICS CO LTD 2 54 mm Pitch 0 64 mm 206 A BLK OUPIIN ENTERPRISE CO LTD ...

Страница 47: ...This page is intentionally left blank ...

Страница 48: ...ntrol method 4 2 Subassemblies The disk drive consists of a disk enclosure DE and printed circuit assembly PCA The DE contains all movable parts in the disk drive including the disk spindle actuator read write head and air filter For details see Subsections 4 2 1 to 4 2 5 The PCA contains the control circuits for the disk drive The disk drive has one PCA For details see Sections 4 3 4 2 1 Disk The...

Страница 49: ...Numerals 0 to 3 indicate read write heads These heads are raised from the disk surface as the spindle motor approaches the rated rotation speed Figure 4 1 Head structure Spindle Actuator MPG3102AT 0 MPG3153AT MPG3204AT Spindle Actuator 1 0 Spindle Actuator MPG3307AT MPG3409AT 3 2 1 0 ...

Страница 50: ...e disk The head carriage position is controlled by feeding back the difference of the target position that is detected and reproduced from the servo information read by the read write head 4 2 5 Air filter There are two types of air filters a breather filter and a circulation filter The breather filter makes an air in and out of the DE to prevent unnecessary pressure around the spindle when the di...

Страница 51: ...ains the 48 51 group coded recording GCR encoder and decoder and servo demodulation circuit 2 Servo circuit The position and speed of the voice coil motor are controlled by 2 closed loop servo using the servo information recorded on the data surface The servo information is an analog signal converted to digital for processing by a MPU and then reconverted to an analog signal for control of the voi...

Страница 52: ...gister read write test and work RAM read write test When the self diagnosis terminates successfully the disk drive starts the spindle motor b The disk drive executes self diagnosis data buffer read write test after enabling response to the ATA bus c After confirming that the spindle motor has reached rated speed the disk drive releases the heads from the actuator magnet lock mechanism by applying ...

Страница 53: ...uffer write read test The spindle motor starts Self diagnosis 1 MPU bus test Inner register write read test Work RAM write read test Start Power on Drive ready state command waiting state Execute self calibration Initial on track and read out of system information f e d End Figure 4 3 Power on operation sequence ...

Страница 54: ...ation The measured values are stored in the SA cylinder In the self calibration the compensating value is updated using the value in the SA cylinder 2 Compensating open loop gain Torque constant value of the VCM has a dispersion for each drive and varies depending on the cylinder that the head is positioned To realize the high speed seek operation the value that compensates torque constant value c...

Страница 55: ...uring self calibration If the disk drive receives a command execution request from the host while executing self calibration according to the timechart the disk drive terminates self calibration and starts executing the command precedingly In other words if a disk read or write service is necessary the disk drive positions the head to the track requested by the host reads or writes data Then resta...

Страница 56: ...its data by the encoder circuit then sent to the PreAMP and the data is written onto the media 1 48 51 GCR The disk drive converts data using the 48 51 group coded recording GCR algorithm 2 Write precompensation Write precompensation compensates during a write process for write non linearity generated at reading 4 6 3 Read circuit The head read signal from the PreAMP is regulated by the automatic ...

Страница 57: ...n circuit demodulates data according to the survivor path sequence 5 Data separator circuit The data separator circuit generates clocks in synchronization with the output of the adaptive equalizer circuit To write data the VFO circuit generates clocks in synchronization with the clock signals from a synthesizer 6 48 51 GCR decoder This circuit converts the 51 bits read data into the 48 bits NRZ da...

Страница 58: ...to 6527 38 04 2 5728 to 9055 46 47 3 6528 to 9151 36 71 3 9056 to 11071 45 10 4 9152 to 11839 35 29 4 11072 to 13055 43 76 5 11840 to 13823 34 12 5 13056 to 15743 41 76 6 13824 to 15743 32 94 6 15744 to 17663 40 47 7 15744 to 18751 30 98 7 17664 to 20031 38 59 8 18752 to 19583 30 59 8 20032 to 22335 36 71 9 19584 to 21887 29 02 9 22336 to 23999 35 29 10 21888 to 24191 27 45 10 24000 to 25375 34 12...

Страница 59: ...escribes the functions of the blocks 5 1 2 3 4 P Amp CSR Current Sense Resistor VCM Voice Coil Motor Spindle motor control DSP unit Servo burst capture SVC MPU CSR Driver DAC ADC Position Sense Head VCM current VCM Spindle motor 7 6 Figure 4 4 Block diagram of servo control circuit 1 Microprocessor unit MPU The MPU includes DSP unit etc and the MPU starts the spindle motor moves the heads to the r...

Страница 60: ...e data area The logical initial cylinder is at the outermost circumference cylinder 0 c Seek to specified cylinder Drives the VCM to position the head to the specified cylinder d Calibration Senses and stores the thermal offset between heads and the mechanical forces on the actuator and stores the calibration value ...

Страница 61: ...are integrated converts them to digital and transfers the digital signal to the DSP unit OGB Data area IGB expand Servo frame 126 servo frames per revolution CY1 n 1 CY1 n CY1 n 1 n odd number Diameter direction Circumference direction Erase DC erase area W R Recovery Servo Mark Gray Code W R Recovery Servo Mark Gray Code W R Recovery Servo Mark Gray Code Erase Servo A Erase Servo A Erase Servo B ...

Страница 62: ...a power amplitude circuit that receives signals from the spindle motor control circuit and feeds currents to the spindle motor 8 VCM current sense resistor CSR This resistor controls current at the power amplifier by converting the VCM current into voltage and feeding back 4 7 2 Data surface servo format Figure 4 5 describes the physical layout of the servo frame The three areas indicated by 1 to ...

Страница 63: ...on and position detection of circumstance direction The servo frame consists of 6 blocks write read recovery servo mark preamble gray code Pos A to D and PAD Figure 4 6 shows the servo frame format Figure 4 6 126 Servo frames in each track 0 72µs 1 81 µs ASM SSM SCD PosA PosB PosC PosD PAD R W Recovery Field 6 63 µs DATA DATA DATA 88 18 µs Servo Frame Servo Frame 0 16µs 0 17µs 0 53µs 0 74µs 0 56µs...

Страница 64: ...vo and data 4 7 4 Actuator motor control The voice coil motor VCM is controlled by feeding back the servo data recorded on the data surface The MPU fetches the position sense data on the servo frame at a constant interval of sampling time executes calculation and updates the VCM drive current The servo control of the actuator includes the operation to move the head to the reference cylinder the se...

Страница 65: ...sampling time the VCM drive current is determined by filtering the position difference between the target position and the position clarified by the detected position sense data The filtering includes servo compensation These are digitally controlled by the firmware 4 7 5 Spindle motor control Hall less three phase eight pole motor is used for the spindle motor and the 3 phase full half wave analo...

Страница 66: ...elerates till the rotational speed reaches 5 400 rpm When the rotational speed reaches 5 400 rpm the SVC enters the stable rotation mode 3 Stable rotation mode The MPU calculates a time for one revolution of the spindle motor based on the PHASE signal from the SVC The MPU takes a difference between the current time and a time for one revolution at 5 400 rpm that the MPU already recognized Then the...

Страница 67: ...This page is intentionally left blank ...

Страница 68: ...C141 E110 02EN 5 1 CHAPTER 5 INTERFACE 5 1 Physical Interface 5 2 Logical Interface 5 3 Host Commands 5 4 Command Protocol 5 5 Ultra DMA Feature Set 5 6 Timing ...

Страница 69: ... Data bus bit 12 DD12 Data bus bit 13 DD13 Data bus bit 14 DD14 Data bus bit 15 DD15 Device active or slave present see note DASP Device address bit 0 DA0 Device address bit 1 DA1 Device address bit 2 DA2 DMA acknowledge DMACK DMA request DMARQ Interrupt request INTRQ I O read DIOR DMA ready during Ultra DMA data in bursts HDMARDY Data strobe during Ultra DMA data out bursts HSTROBE I O ready IORD...

Страница 70: ... GND GND CSEL GND reserved PDIAG CBLID DA2 CS1 GND signal I O Description RESET I Reset signal from the host This signal is low active and is asserted for a minimum of 25 µs during power on The device has a 10 kΩ pull up resistor on this signal DATA 0 15 I O Sixteen bit bi directional data bus between the host and the device These signals are used for data transfer DIOW STOP I DIOW is the strobe s...

Страница 71: ...ster When the device is not selected or interrupt is disabled the INTRQ Signal shall be in a high impedance state CS0 I Chip select signal decoded from the host address bus This signal is used by the host to select the command block registers CS1 I Chip select signal decoded from the host address bus This signal is used by the host to select the control block registers DA 0 2 I Binary decoded addr...

Страница 72: ...n the IDD is a slave device This signal is pulled up with 10 kΩ resistor DMACK I The host system asserts this signal as a response that the host system receive data or to indicate that data is valid DMARQ O This signal is used for DMA transfer between the host system and the device The device asserts this signal when the device completes the preparation of DMA data transfer to the host system at r...

Страница 73: ...tor Number registers are LBA bits The sector No under the LBA mode proceeds in the ascending order with the start point of LBA0 defined as follows LBA0 Cylinder 0 Head 0 Sector 1 Even if the host system changes the assignment of the CHS mode by the INITIALIZE DEVICE PARAMETER command the sector LBA address is not changed LBA Cylinder No Number of head Head No Number of sector track Sector No 1 5 2...

Страница 74: ...nd X 1F7 1 1 X X X Invalid Invalid Control block registers 0 1 1 1 0 Alternate Status Device Control X 3F6 0 1 1 1 1 X 3F7 Notes 1 The Data register for read or write operation can be accessed by 16 bit data bus DATA0 to DATA15 2 The registers for read or write operation other than the Data registers can be accessed by 8 bit data bus DATA0 to DATA7 3 When reading the Drive Address register bit 7 i...

Страница 75: ...AMNF X Unused Bit 7 Interface CRC error ICRC This bit indicates that an interface CRC error has occurred during an Ultra DMA data transfer The content of this bit is not applicable for Multiword DMA transfers Bit 6 Uncorrectable Data Error UNC This bit indicates that an uncorrectable data error has been encountered Bit 5 Unused Bit 4 ID Not Found IDNF This bit indicates an error except for uncorre...

Страница 76: ...ation between the host system and the device When the value in this register is X 00 the sector count is 256 When this register indicates X 00 at the completion of the command execution this indicates that the command is completed successfully If the command is not completed successfully this register indicates the number of sectors to be transferred to complete the request from the host system Th...

Страница 77: ...h order 8 bits of the cylinder address are set to the Cylinder High register Under the LBA mode this register indicates LBA bits 23 to 16 8 Device Head register X 1F6 The contents of this register indicate the device and the head number When executing INITIALIZE DEVICE PARAMETERS command the contents of this register defines the number of heads minus 1 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit...

Страница 78: ... ns after RESET is negated or SRST is set in the Device Control register the BSY bit is set the BSY bit is cleared when the reset process is completed The BSY bit is set for no longer than 15 seconds after the IDD accepts reset b Within 400 ns from the host system starts writing to the Command register c Within 5 µs following transfer of 512 bytes data during execution of the READ SECTOR S WRITE S...

Страница 79: ...us command was being executed The Error register indicates the additional information of the cause for the error 10 Command register X 1F7 The Command register contains a command code being sent to the device After this register is written the command execution starts immediately Table 5 3 lists the executable commands and their command codes This table also lists the necessary parameters for each...

Страница 80: ...sets both device simultaneously The slave device is not required to execute the DASP handshake Bit 1 nIEN bit enables an interrupt INTRQ signal from the device to the host When this bit is 0 and the device is selected an interruption INTRQ signal can be enabled through a tri state buffer When this bit is 1 or the device is not selected the INTRQ signal is in the high impedance state 5 3 Host Comma...

Страница 81: ...Y WRITE SECTOR S 0 0 1 1 0 0 0 R N Y Y Y Y RECALIBRATE 0 0 0 1 X X X X N N N N D SEEK 0 1 1 1 X X X X N N Y Y Y INITIALIZE DEVICE DIAGNOSTIC 1 0 0 1 0 0 0 1 N Y N N Y IDENTIFY DEVICE 1 1 1 0 1 1 0 0 N N N N D IDENTIFY DEVICE DMA 1 1 1 0 1 1 1 0 N N N N D SET FEATURES 1 1 1 0 1 1 1 1 Y N N N D SET MULTIPLE MODE 1 1 0 0 0 1 1 0 N Y N N D EXECUTE DEVICE DIAGNOSTIC 1 0 0 1 0 0 0 0 N N N N D FORMAT TRA...

Страница 82: ... FREEZE LOCK 1 1 1 1 0 1 0 1 N N N N D SECURITY SET PASSWORD 1 1 1 1 0 0 0 1 N N N N D SECURITY UNLOCK 1 1 1 1 0 0 1 0 N N N N D SET MAX ADDRESS 1 1 1 1 1 0 0 1 N Y Y Y Y READ NATIVE MAX ADDRESS 1 1 1 1 1 0 0 0 N N N N D Notes FR Features Register CY Cylinder Registers SC Sector Count Register DH Drive Head Register SN Sector Number Register R R 0 or 1 Y Necessary to set parameters Y Necessary to ...

Страница 83: ...A 1F3H SN Start sector No LBA LSB 1F2H SC Transfer sector count 1F1H FR xx At command completion I O registers contents to be read Bit 7 6 5 4 3 2 1 0 1F7H ST Error information 1F6H DH L DV End Head No LBA MSB 1F5H CH End cylinder address MSB LBA 1F4H CL End cylinder address LSB LBA 1F3H SN End sector No LBA LSB 1F2H SC X 00 1F1H ER Error information CM Command register FR Features register DH Dev...

Страница 84: ...d is not on the track specified by the host the device performs a implied seek After the head reaches to the specified track the device reads the target sector The DRQ bit of the Status register is always set prior to the data transfer regardless of an error condition Upon the completion of the command execution command block registers contain the cylinder head and sector addresses in the CHS mode...

Страница 85: ...ULTIPLE MODE command should be executed prior to the READ MULTIPLE command When the READ MULTIPLE command is issued the Sector Count register contains the number of sectors requested not a number of the block count or a number of sectors in a block Upon receipt of this command the device executes this command even if the value of the Sector Count register is less than the defined block count the v...

Страница 86: ...xecution example of READ MULTIPLE command At command issuance I O registers setting contents 1F7H CM 1 1 0 0 0 1 0 0 1F6H DH L DV Start head No LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR Start cylinder No MSB LBA Start cylinder No LSB LBA Start sector No LBA LSB Transfer sector count xx At command completion I O registers contents to be read 1F7H ST Status information 1F6H DH L DV End head No...

Страница 87: ...rror information is the same as the READ SECTOR S command In LBA mode The logical block address is specified using the start head No start cylinder No and first sector No fields At command completion the logical block address of the last sector and remaining number of sectors of which data was not transferred like in the CHS mode are set The host system can select the DMA transfer mode by using th...

Страница 88: ... BSY bit of the Status register and generates an interrupt Upon the completion of the command execution the command block registers contain the cylinder head and sector number of the last sector verified If an error occurs the verify operation is terminated at the sector where the error occurred The command block registers contain the cylinder the head and the sector addresses in the CHS mode or t...

Страница 89: ...by the host the device performs a implied seek After the head reaches to the specified track the device writes the target sector The data stored in the buffer and CRC code and ECC bytes are written to the data field of the corresponding sector s Upon the completion of the command execution the command block registers contain the cylinder head and sector addresses of the last sector written If an e...

Страница 90: ... MODE command should be executed prior to the WRITE MULTIPLE command When the WRITE MULTIPLE command is issued the Sector Count register contains the number of sectors requested not a number of the block count or a number of sectors in a block Upon receipt of this command the device executes this command even if the value of the Sector Count register is less than the defined block count the value ...

Страница 91: ... Error information Note When the command terminates due to error only the DV bit and the error information field are valid 7 WRITE DMA X CA or X CB This command operates similarly to the WRITE SECTOR S command except for following events The data transfer starts at the timing of DMARQ signal assertion The device controls the assertion or negation timing of the DMARQ signal The device posts a statu...

Страница 92: ... 1F4H CL 1F3H SN 1F2H SC 1F1H ER End cylinder No MSB LBA End cylinder No LSB LBA End sector No LBA LSB 00 1 Error information 1 If the command is terminated due to an error the remaining number of sectors of which data was not transferred is set in this register 8 WRITE VERIFY X 3C This command operates similarly to the WRITE SECTOR S command except that the device verifies each sector immediately...

Страница 93: ... 1x x X 0 to X F This command performs the rezero Upon receipt of this command the device sets BSY bit of the Status register and performs a rezero When the device completes the rezero the device updates the Status register clears the BSY bit and generates an interrupt This command can be issued in the LBA mode At command issuance I O registers setting contents 1F7H CM 0 0 0 1 x x x x 1F6H DH DV x...

Страница 94: ...e this command performs the seek operation to the cylinder and head position in which the sector is specified with the logical block address At command issuance I O registers setting contents 1F7H CM 0 1 1 1 x x x x 1F6H DH L DV Head No LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR Cylinder No MSB LBA Cylinder No LSB LBA Sector No LBA LSB xx xx At command completion I O registers contents to be ...

Страница 95: ...thin a default area It is recommended that the host system refers the addressable user sectors total number of sectors in word 60 to 61 of the parameter information by the IDENTIFY DEVICE command At command issuance I O registers setting contents 1F7H CM 1 0 0 1 0 0 0 1 1F6H DH DV Max head No 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR xx xx xx Number of sectors track xx At command completion I O regi...

Страница 96: ... 0000 Retired 3 3 Number of Heads 4 X 0000 Retired 5 X 0000 Retired 6 X 003F Number of sectors per track 7 9 X 000000000000 Retired 10 19 Serial number ASCII code 4 20 X 0003 Old specifications 21 X 0400 Buffer size in 512 byte increments 22 X 0004 Number of ECC bytes transferred at READ LONG or WRITE LONG command 23 26 Firmware revision ASCII code 5 27 46 Model number ASCII code 6 47 X 8010 Maxim...

Страница 97: ...me without flow control 240 ns 68 X 0078 Minimum PIO transfer cycle time with IORDY flow control 120 ns 69 79 X 00 Reserved 80 X 003E Major version number 14 81 X 0015 Minor version number ATA ATAPI 5 X3T13 1321D Support of rev 1 82 X 346B Support of command sets 15 83 X 4108 Support of command sets 16 84 X 4000 Support of command set feature extension fixed 85 X 34xx Enable disable Command set fe...

Страница 98: ...eft justified 6 Word 27 46 Model number ASCII code 40 characters Left justified remainder filled with blank code X 20 One of the following model numbers MPG3102AT MPG3153AT MPG3204AT MPG3307AT MPG3409AT 7 Word 49 Capabilities Bit 15 14 Reserved Bit 13 Standby timer value 0 Standby timer values shall be managed by the device Bit 12 Reserved Bit 11 IORDY support 1 Supported Bit 10 IORDY inhibition 0...

Страница 99: ... mode 0 is supported 13 Word 64 Advance PIO transfer mode support status Bit 15 8 Reserved Bit 7 0 Advance PIO transfer mode Bit 1 1 Mode 4 Bit 0 1 Mode 3 14 Word 80 Major version number Bit 15 6 Reserved Bit 5 ATA 5 Supported 1 Bit 4 ATA 4 Supported 1 Bit 3 ATA 3 Supported 1 Bit 2 ATA 2 Supported 1 Bit 1 ATA 1 Supported 1 Bit 0 Undefined 15 Word 82 Support of command sets Bit 15 Reserved Bit 14 N...

Страница 100: ... 8 SERVICE interrupt enabled 0 Bit 7 Release interrupt enabled 0 Bit 6 Look ahead enabled Bit 5 Write cache enabled Bit 4 PACKET Command feature set enabled 0 Bit 3 Power Management feature set enabled Bit 2 Removable Media feature set enabled 0 Bit 1 Security Mode feature set enabled Bit 0 SMART feature set enabled 18 Word 86 Command set feature enabled Bit 15 10 Reserved Bit 9 1 Automatic Acoust...

Страница 101: ...low are supported Bit 1 1 Ultra DMA mode 1 and below are supported Bit 0 1 Ultra DMA mode 0 is supported 20 Word89 Time required for SECURITY ERASE UNIT command to complete MPG3102AT 0004H 8 minutes MPG3153AT 0008H 16 minutes MPG3204AT 0008H 16minutes MPG3307AT 0010H 32 minutes MPG3409AT 0010H 32 minutes 21 Word 93 Hardware reset result The contents of bits 12 0 of this word shall change only duri...

Страница 102: ...did not detect the assertion of DASP 1 Device 0 detected the assertion of DASP Bit 4 0 Device 0 did not detect the assertion of PDIAG 1 Device 0 detected the assertion of PDIAG Bit 3 0 Device 0 failed diagnostics 1 Device 0 passed diagnostics Bit 2 1 These bits indicate how Device 0 determined the device number 00 Reserved 01 a jumper was used 10 the CSEL signal was used 11 some other method was u...

Страница 103: ...formation 14 SET FEATURES X EF The host system issues the SET FEATURES command to set parameters in the Features register for the purpose of changing the device features to be executed For the transfer mode Feature register 03 detail setting can be done using the Sector Count register Upon receipt of this command the device sets the BSY bit of the Status register and saves the parameters in the Fe...

Страница 104: ...oustic Management feature set X 54 No operation X 55 Disables read cache function X 66 Disables the reverting to power on default settings after software reset X 77 No operation X 81 No operation X 82 Disables the write cache function X 84 No operation X 85 Disable the advanced power management function X 88 No operation X 89 No operation X AA Enables the read cache function X AB No operation X BB...

Страница 105: ... 3 bits specifies the binary mode value However the IDD can operate with the PIO transfer mode 4 and multiword DMA transfer mode 2 regardless of reception of the SET FEATURES command for transfer mode setting The IDD supports following values in the Sector Count register value If other value than below is specified an ABORTED COMMAND error is posted PIO default transfer mode 00000 000 X 00 PIO flo...

Страница 106: ...then the acoustic behavior of the device shall be vendor specific and the device return zeros in bits 0 7 of word 94 and bit 9 of word 86 of the IDENTIFY DEVICE data 15 SET MULTIPLE MODE X C6 This command enables the device to perform the READ MULTIPLE and WRITE MULTIPLE commands The block count number of sectors in a block for these commands are also specified by the SET MULTIPLE MODE command The...

Страница 107: ...DENTIFY DEVICE command is issued are listed below See Subsection 5 3 2 for the IDENTIFY DEVICE command Word 47 8010 Word 59 0000 01xx Maximum number of sectors that can be transferred per interrupt by the READ MULTIPLE and WRITE MULTIPLE commands are 16 fixed The READ MULTIPLE and WRITE MULTIPLE commands are disabled The READ MULTIPLE and WRITE MULTIPLE commands are enabled xx indicates the curren...

Страница 108: ...g the DV bit selecting the device 1 When device 1 is not present The device 0 posts only the results of its own self diagnosis The device 0 clears the BSY bit of the Status register and generates an interrupt Table 5 7 lists the diagnostic code written in the Error register which is 8 bit code If the device 1 fails the self diagnosis the device 0 ORs X 80 with its own status and sets that code to ...

Страница 109: ...device clears the BSY bit and generates an interrupt The drive supports this command for keep the compatibility with previous drive only 18 READ LONG X 22 or X 23 This command operates similarly to the READ SECTOR S command except that the device transfers the data in the requested sector and the ECC bytes to the host system The ECC error correction is not performed for this command This command i...

Страница 110: ... operated under the following conditions The command is issued in a sequence of the READ LONG or WRITE LONG to the same address command issuance WRITE LONG command can be continuously issued after the READ LONG command If above condition is not satisfied the command operation is not guaranteed At command issuance I O registers setting contents 1F7H CM 0 0 1 1 0 0 1 R 1F6H DH L DV Head No LBA MSB 1...

Страница 111: ...ommand completion I O registers contents to be read 1F7H ST Status information 1F6H DH DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER xx xx xx xx Error information 21 WRITE BUFFER X E8 The host system can overwrite the contents of the sector buffer of the device with a desired data pattern by issuing this command Upon receipt of this command the device sets the BSY bit of the Status register Then t...

Страница 112: ...he device enters the standby mode If the contents of the Sector Count register is 0 the automatic power down function is disabled Enabling the automatic power down function means that the device automatically enters the standby mode after a certain period of time When the device enters the idle mode the timer starts countdown If any command is not issued while the timer is counting down the device...

Страница 113: ...IATE X 95 or X E1 Upon receipt of this command the device sets the BSY bit of the Status register and enters the idle mode Then the device clears the BSY bit and generates an interrupt This command does not support the automatic power down function At command issuance I O registers setting contents 1F7H CM X 95 or X E1 1F6H DH DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR xx xx xx xx xx At command...

Страница 114: ... the Sector Count register is 0 the automatic power down function is disabled Under the standby mode the spindle motor is stopped Thus when the command involving a seek such as the READ SECTOR S command is received the device processes the command after driving the spindle motor At command issuance I O registers setting contents 1F7H CM X 96 or X E2 1F6H DH DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F...

Страница 115: ...ceipt of this command the device sets the BSY bit of the Status register and enters the sleep mode The device then clears the BSY bit and generates an interrupt The device generates an interrupt even if the device has not fully entered the sleep mode In the sleep mode the spindle motor is stopped and the ATA interface section is inactive All I O register outputs are in high impedance state The onl...

Страница 116: ...save mode of the device by analyzing the contents of the Sector Count and Sector registers The device sets the BSY bit and sets the following register value After that the device clears the BSY bit and generates an interrupt Power save mode Sector Count register During moving to standby mode Standby mode During returning from the standby mode X 00 Idle mode X 80 Active mode X FF At command issuanc...

Страница 117: ...osted It is necessary for the host to set the keys CL 4Fh and CH C2h in the CL and CH registers prior to issuing this command If the keys are set incorrectly the Aborted Command error is posted When the failure prediction feature is disabled the Aborted Command error is posted in response to subcommands other than SMART Enable Operations FR register D8h When the failure prediction feature is enabl...

Страница 118: ...ives this subcommand it asserts the BSY bit enables or disables the automatic saving feature then clears the BSY bit X D3 SMART Save Attribute Values When the device receives this subcommand it asserts the BSY bit saves device attribute value data then clears the BSY bit X D4 SMART Execute off line Immediate Execute Self Test The device that received these subcommands shall execute off line data c...

Страница 119: ...s the failure prediction feature The setting is maintained even when the device is turned off and then on When the device receives this subcommand it asserts the BSY bit disables the failure prediction feature then clears the BSY bit X DA SMART Return Status When the device receives this subcommand it asserts the BSY bit and saves the current device attribute values Then the device compares the de...

Страница 120: ...ally issuing the SMART Return Status subcommand FR register DAh to reference the CL and CH registers If an attribute value is below the insurance failure threshold value the device is about to fail or the device is nearing the end of it life In this case the host recommends that the user quickly backs up the data At command issuance I O registers setting contents 1F7H CM 1 0 1 1 0 0 0 0 1F6H DH DV...

Страница 121: ... 1 02 Attribute ID number 2 03 04 Status flag 3 05 Normalized attribute values 4 06 Worst ever normalized 5 07 to 0C Raw attribute values 6 0D 1st attribute Reserved 0E to 169 2nd to 30th attribute Reserved Each attribute format is the same as 1st attribute 16A Off line data collection status 7 16B Self Test execution status byte 8 16C 16D Off line data collection executing times sec 16E Reserved ...

Страница 122: ... 15 05 06 07 to 0C 0D 1st drive threshold Reserved 0E to 169 2nd to 30th drive threshold Reserved Each threshold format is the same as 1st drive threshold 16A to 17B Reserved 17C to 1FE Vendor unique 1FF Check sum 1 Data structure revision number It indicates the revision number of device attribute and warranty failure threshold They will have the same Data structure revision number ...

Страница 123: ...o 198 Reserved 199 Ultra ATA CRC Error Rate 200 Write error rate 201 to 255 Vendor unique 3 Status flag Bit Description 0 If this bit is set to 1 it indicates the attribute is guaranteed for normal operation when an attribute value exceeds the threshold 1 If this bit is set to 1 0 it indicates the attribute is updated only by on line test off line test 2 If this bit is set to 1 it indicates a perf...

Страница 124: ... or 82h Off line data collection has been completed without error 03h or 83h Reserved 04h or 84h Off line data collection has been suspended by an interrupt command from the host 05h or 85h Off line data collection has been aborted by an interrupt command from the host 06h or 86h Off line data collection has been aborted with a fatal error Not used 40h to 7Fh C0h to FFh Vendor unique Not used 07h ...

Страница 125: ...eing aborted when a new command is received 3 If this bit is set to 1 it indicates SMART off line read scanning is supported 4 If this bit is set to 1 it indicates SMART Self Test is supported 5 to 7 Reserved bits 10 SMART capability flag 170 171h Bit Description 0 If this bit is set to 1 it indicates the attribute data is saved to the media before the drive enters power save mode 1 If this bit is...

Страница 126: ... 02 to 31 Reserved 32 Device control register 33 Features register 34 Sector count register 35 Sector number register 36 Cylinder low register 37 Cylinder high register 38 Drive Head register 39 Command register 3A to 3D Command data structure Elapsed time from power on ms 3E Reserved 3F Error register 40 Sector count register 41 Sector number register 42 Cylinder low register 43 Cylinder high reg...

Страница 127: ... the error 17 Error data structure It indicates that structure of the ATA taskfile register which the drive occurs the error 18 Total error count It indicates that the total count of the error registered in the error log 19 Check sum Twos complement of the lower byte obtained by adding 511 byte data one by at a time from the beginning ...

Страница 128: ... command may take longer than 30 s to complete If the command is not supported the device shall set the ABRT bit to one An unrecoverable error encountered during execution of writing data results in the termination of the command and the Command Block registers contain the sector address of the sector where the first unrecoverable error occurred The sector is removed from the cache Subsequent FLUS...

Страница 129: ...ssword the master password is retained To recover the master password issue the SECURITY SET PASSWORD command and reset the user password If the user password or master password transferred from the host does not match the Aborted Command error is returned Issuing this command while in LOCKED MODE or FROZEN MODE returns the Aborted Command error The section about the SECURITY FREEZE LOCK command d...

Страница 130: ...n 1F6H DH DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER xx xx xx xx Error information 31 SECURITY ERASE PREPARE F3h The SECURITY ERASE UNIT command feature is enabled by issuing the SECURITY ERASE PREPARE command and then the SECURITY ERASE UNIT command The SECURITY ERASE PREPARE command prevents data from being erased unnecessarily by the SECURITY ERASE UNIT command Issuing this command during FR...

Страница 131: ... 512 byte data shown in Table 1 1 to the device The device compares the user password or master password in the transferred data with the user password or master password already set The device erases user data invalidates the user password and releases the lock function if the passwords are the same Although this command invalidates the user password the master password is retained To recover the...

Страница 132: ...puts the device into FROZEN MODE The following commands used to change the lock function return the Aborted Command error if the device is in FROZEN MODE SECURITY SET PASSWORD SECURITY UNLOCK SECURITY DISABLE PASSWORD SECURITY ERASE UNIT FROZEN MODE is canceled when the power is turned off If this command is reissued in FROZEN MODE the command is completed and FROZEN MODE remains unchanged Issuing...

Страница 133: ...on I O registers setting contents 1F7H ST Status information 1F6H DH DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER xx xx xx xx Error information 34 SECURITY SET PASSWORD F1h This command enables a user password or master password to be set The host transfers the 512 byte data shown in Table 1 2 to the device The device determines the operation of the lock function according to the specifications o...

Страница 134: ...ssword is saved as a new user password The lock function is enabled after the device is turned off and then on LOCKED MODE can be canceled using the user password or the master password already set Master High The specified password is saved as a new master password The lock function is not enabled User Maximum The specified password is saved as a new user password The lock function is enabled aft...

Страница 135: ... set If the passwords are the same LOCKED MODE is canceled Otherwise the Aborted Command error is returned If the security level in LOCKED MODE is set to the highest level the Aborted Command error is always returned When the user password is selected The password is compared with the user password already set If the passwords are the same LOCKED MODE is canceled Otherwise the Aborted Command erro...

Страница 136: ...new address information set by this command is reflected in Words 1 54 57 58 60 and 61 of IDENTIFY DEVICE information If an attempt is made to perform a read or write operation for an address beyond the new address space an ID Not Found error will result When SC register bit 0 VV Value Volatile is 1 the value set by this command is held even after power on and the occurrence of a hard reset When t...

Страница 137: ... DV Max head LBA MSB 1F5H CH 1F4H CL 1F3H SN Max cylinder MSB Max LBA Max cylinder LSB Max LBA Max sector Max LBA LSB 1F2H SC xx 1F1H ER Error information 36 2 SET MAX SET PASSWORD F9 This command requests a transfer of single sector of data from the host and defines the content of this sector of information The password is retained by the device until the next power cycle At command issuance I O ...

Страница 138: ... any other Set Max commands except SET MAX UNLOCK and SET MAX FREEZE LOCK are rejected The device remains in this state until a power cycle or the acceptance of A SET MAX UNLOCK or SET MAX FREEZE LOCK command At command issuance I O registers setting contents 1F7H CM 1 1 1 1 1 0 0 1 1F6H DH 1 L 1 DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC xx xx xx xx 1F1H FR 0 0 0 0 0 0 1 0 At command completion I O re...

Страница 139: ... MAX UNLOCK command shall return command aborted until a power cycle If the password compare matches then the device shall make a transition to the Set_Max_Unlocked state and all SET MAX commands will be accepted At command issuance I O registers setting contents 1F7H CM 1 1 1 1 1 0 0 1 1F6H DH 1 L 1 DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC xx xx xx xx 1F1H FR 0 0 0 0 0 0 1 1 At command completion I ...

Страница 140: ...1 L 1 DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC xx xx xx xx 1F1H FR Error information 37 READ NATIVE MAX ADDRESS F8 This command posts the maximum address intrinsic to the device which can be set by the SET MAX ADDRESS command Upon receipt of this command the device sets the BSY bit and indicates the maximum address in the DH CH CL and SN registers Then it clears BSY and generates an interrupt At comm...

Страница 141: ...completion I O registers contents to be read 1F7H ST Status information 1F6H DH DV Max head LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER Max cylinder MSB Max LBA Max cylinder LSB Max LBA Max sector Max LBA LSB xx Error information ...

Страница 142: ...ERS V V V V IDENTIFY DEVICE V V V V IDENTIFY DEVICE DMA V V V V SET FEATURES V V V V SET MULTIPLE MODE V V V V EXECUTE DEVICE DIAGNOSTIC V FORMAT TRACK V V V V V READ LONG V V V V V WRITE LONG V V V V V READ BUFFER V V V V WRITE BUFFER V V V V IDLE V V V V IDLE IMMEDIATE V V V V STANDBY V V V V STANDBY IMMEDIATE V V V V SLEEP V V V V CHECK POWER MODE V V V V SMART V V V V V FLUSH CACHE V V V V V S...

Страница 143: ...rameters to the Features Sector Count Sector Number Cylinder and Device Head registers b The host writes a command code to the Command register c The device sets the BSY bit of the Status register and prepares for data transfer d When one sector or block of data is available for transfer to the host the device sets DRQ bit and clears BSY bit The drive then asserts INTRQ signal e After detecting th...

Страница 144: ...lection INTRQ DRQ Min 30 µs 1 Expanded Command f d d e e c b a Command BSY INTRQ DRDY Parameter write DRQ Data transfer Figure 5 2 Read Sector s command protocol Even if the error status exists the drive makes a preparation setting the DRQ bit of data transfer It is up to the host whether data is transferred In other words the host should receive the data of the sector 512 bytes of uninsured dummy...

Страница 145: ...the data transfer setting in DRQ bit the correct device operation is not guaranteed Transfers dummy data The host should receive 512 byte dummy data or release the DRQ set state by resetting Status read Command BSY INTRQ DRDY Parameter write DRQ Data transfer Figure 5 3 Protocol for command abort 5 4 2 Data transferring commands from host to device The execution of the following commands involves ...

Страница 146: ...ansferring the data of the sector the device clears BSY bit and asserts INTRQ signal If transfer of another sector is requested the drive sets the DRQ bit g After detecting the INTRQ signal assertion the host reads the Status register h The device resets INTRQ the interrupt signal i If transfer of another sector is requested steps d and after are repeated Figure 5 4 shows an example of WRITE SECTO...

Страница 147: ...Q bit is set or when the host executes resetting the device correct operation is not guaranteed 5 4 3 Commands without data transfer Execution of the following commands does not involve data transfer between the host and the device RECALIBRATE SEEK READY VERIFY SECTOR S EXECUTE DEVICE DIAGNOSTIC INITIALIZE DEVICE PARAMETERS SET FEATURES SET MULTIPLE MODE IDLE IDLE IMMEDIATE STANDBY STANDBY IMMEDIA...

Страница 148: ...ing for the DMA transfer differs the following point a The host writes any parameters to the Features Sector Count Sector Number Cylinder and Device Head register b The host initializes the DMA channel c The host writes a command code in the Command register d The device sets the BSY bit of the Status register e The device asserts the DMARQ signal after completing the preparation of data transfer ...

Страница 149: ... E110 02EN 5 82 Status read Expanded g f e c d a Command BSY INTRQ DRDY Parameter write DRQ Data transfer DRQ Multiword DMA transfer DMACK DMARQ IOR or IOW 0 1 Word n 1 n Figure 5 6 Normal DMA data transfer ...

Страница 150: ...s of STROBE are used for data transfers so that the frequency of STROBE is limited to the same frequency as the data The highest fundamental frequency on the cable shall be 16 67 million transitions per second or 8 33 MHz the same as the maximum frequency for PIO Mode 4 and DMA Mode 2 Words in the IDENTIFY DEVICE data indicate support of the Ultra DMA feature and the Ultra DMA Modes the device is ...

Страница 151: ...ts 1 The host shall keep DMACK in the negated state before an Ultra DMA burst is initiated 2 The device shall assert DMARQ to initiate an Ultra DMA burst After assertion of DMARQ the device shall not negate DMARQ until after the first negation of DSTROBE 3 Steps 3 4 and 5 may occur in any order or at the same time The host shall assert STOP 4 The host shall negate HDMARDY 5 The host shall negate C...

Страница 152: ...D 15 0 until at least tDVH after generating a DSTROBE edge to latch the data 4 The device shall repeat steps 1 2 and 3 until the data transfer is complete or an Ultra DMA burst is paused whichever occurs first 5 5 3 3 Pausing an Ultra DMA data in burst The following steps shall occur in the order they are listed unless otherwise specifically allowed see 5 6 3 4 and 5 6 3 2 for specific timing requ...

Страница 153: ...ated 3 The device shall release DD 15 0 no later than tAZ after negating DMARQ 4 The host shall assert STOP within tLI after the device has negated DMARQ The host shall not negate STOP again until after the Ultra DMA burst is terminated 5 The host shall negate HDMARDY within tLI after the device has negated DMARQ The host shall continue to negate HDMARDY until the Ultra DMA burst is terminated Ste...

Страница 154: ... device shall stop generating DSTROBE edges within tRFS of the host negating HDMARDY 4 If the host negates HDMARDY within tSR after the device has generated a DSTROBE edge then the host shall be prepared to receive zero or one additional data words If the host negates HDMARDY greater than tSR after the device has generated a DSTROBE edge then the host shall be prepared to receive zero one or two a...

Страница 155: ...assert DIOR CS0 CS1 DA2 DA1 or DA0 until at least tACK after negating DMACK 5 5 4 Ultra DMA data out commands 5 5 4 1 Initiating an Ultra DMA data out burst The following steps shall occur in the order they are listed unless otherwise specifically allowed see 5 6 3 7 and 5 6 3 2 for specific timing requirements 1 The host shall keep DMACK in the negated state before an Ultra DMA burst is initiated...

Страница 156: ... tCYC for the selected Ultra DMA Mode The host shall not generate two rising or falling HSTROBE edges more frequently than 2 tCYC for the selected Ultra DMA mode 3 The host shall not change the state of DD 15 0 until at least tDVH after generating an HSTROBE edge to latch the data 4 The host shall repeat steps 1 2 and 3 until the data transfer is complete or an Ultra DMA burst is paused whichever ...

Страница 157: ...c timing requirements 1 The host shall initiate termination of an Ultra DMA burst by not generating HSTROBE edges 2 The host shall assert STOP no sooner than tSS after it last generated an HSTROBE edge The host shall not negate STOP again until after the Ultra DMA burst is terminated 3 The device shall negate DMARQ within tLI after the host asserts STOP The device shall not assert DMARQ again unti...

Страница 158: ...s generated an HSTROBE edge then the device shall be prepared to receive zero or one additional data words If the device negates DDMARDY greater than tSR after the host has generated an HSTROBE edge then the device shall be prepared to receive zero one or two additional data words The additional data words are a result of cable round trip delay and tRFS timing for the host 5 The device shall negat...

Страница 159: ...lculated for the return of STROBE to the asserted state after the Ultra DMA burst termination request has been acknowledged e At the end of any Ultra DMA burst the host shall send the results of its CRC calculation function to the device on DD 15 0 with the negation of DMACK f The device shall then compare the CRC data from the host with the calculated value in its own CRC calculation function If ...

Страница 160: ...ng table describes recommended values for series termination at the host and the device Table 5 16 Recommended series termination for Ultra DMA Signal Host Termination Device Termination DIOR HDMARDY HSTROBE 22 ohm 82 ohm DIOW STOP 22 ohm 82 ohm CS0 CS1 33 ohm 82 ohm DA0 DA1 DA2 33 ohm 82 ohm DMACK 22 ohm 82 ohm DD15 through DD0 33 ohm 33 ohm DMARQ 82 ohm 22 ohm INTRQ 82 ohm 22 ohm IORDY DDMARDY D...

Страница 161: ...er selection setup time for DIOR DIOW 25 ns t2 Pulse width of DIOR DIOW 70 ns t2i Recovery time of DIOR DIOW 25 ns t3 Data setup time for DIOW 20 ns t4 Data hold time for DIOW 10 ns t5 Time from DIOR assertion to read data available 50 ns t6 Data hold time for DIOR 5 ns t9 Data register selection hold time for DIOR DIOW 10 ns t10 Time from DIOR DIOW assertion to IORDY low level 35 ns t11 Time from...

Страница 162: ...parameter Min Max Unit t0 Cycle time 120 ns tC Delay time from DMACK assertion to DMARQ negation 35 ns tD Pulse width of DIOR DIOW 70 ns tE Data setup time for DIOR 50 ns tF Data hold time for DIOR 5 ns tG Data setup time for DIOW 20 ns tH Data hold time for DIOW 10 ns tI DMACK setup time for DIOR DIOW 0 ns tJ DMACK hold time for DIOR DIOW 5 ns tK Continuous time of high level for DIOR DIOW 25 ns ...

Страница 163: ...an Ultra DMA data in burst 5 6 3 2 contains the values for the timings for each of the Ultra DMA Modes Note The definitions for the STOP HDMARDY and DSTROBE signal lines are not in effect until DMARQ and DMACK are asserted Figure 5 10 Initiating an Ultra DMA data in burst DMARQ device DMACK host STOP host HDMARDY host DSTROBE device DD 15 0 DA0 DA1 DA2 CS0 CS1 tUI tENV tFS tENV tZAD tFS tZAD tDVH ...

Страница 164: ...VS 70 48 31 20 6 7 4 8 Data valid setup time at sender from data valid until STROBE edge 3 tDVH 6 2 6 2 6 2 6 2 6 2 4 8 Data valid hold time at sender from STROBE edge until data may become invalid 3 tCS 15 10 7 7 5 5 CRC word setup time at device 2 tCH 5 5 5 5 5 5 CRC word hold time device 2 tCVS 70 48 31 20 6 7 10 CRC word valid setup time at host from CRC valid until DMACK negation 3 tCVH 6 2 6...

Страница 165: ...of STOP when sender terminates a burst 1 Except for some instances of tMLI that apply to host signals only the parameters tUI tMLI and tLI indicate sender to recipient or recipient to sender interlocks i e one agent either sender or recipient is waiting for the other agent to respond with a signal before proceeding tUI is an unlimited interlock that has no maximum time value tMLI is a limited time...

Страница 166: ...IC 9 9 9 9 9 6 Sender IC data valid hold time from STROBE edge until data may become invalid 2 1 The correct data value shall be captured by the recipient given input data with a slew rate of 0 4 V ns rising and falling and the input STROBE with a slew rate of 0 4 V ns rising and falling at tDSIC and tDHIC timing as measured through 1 5V 2 The parameters tDVSIC and tDVHIC shall be met for lumped c...

Страница 167: ...e that cable setting time as well as cable propagation delay shall not allow the data signals to be considered stable at the host until some time after they are driven by the device Figure 5 11 Sustained Ultra DMA data in burst DSTROBE at device DD 15 0 at device DSTROBE at host DD 15 0 at host t2CYC tCYC tDVS tDVSIC tDVH tDVHIC tDS tDSIC tDH tDHIC t2CYC tCYC tDVS tDVSIC tDVH tDVHIC tDH tDHIC tDH ...

Страница 168: ... The host may assert STOP to request termination of the Ultra DMA burst no sooner than tRP after HDMARDY is negated 2 After negating HDMARDY the host may receive zero one two or three more data words from the device Figure 5 12 Host pausing an Ultra DMA data in burst tRP tRFS DMARQ device DMACK host STOP host HDMARDY host DSTROBE device DD 15 0 device ...

Страница 169: ... Modes Note The definitions for the STOP HDMARDY and DSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated Figure 5 13 Device terminating an Ultra DMA data in burst DMARQ device DMACK host DD 15 0 HDMARDY host DSTROBE device STOP host DA0 DA1 DA2 CS0 CS1 tMLI tLI tLI tLI tACK tACK tIORDYZ tSS tZAH tAZ tCVS tCVH CRC tACK ...

Страница 170: ...des Note The definitions for the STOP HDMARDY and DSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated Figure 5 14 Host terminating an Ultra DMA data in burst DMARQ device tLI tMLI tRP tZAH tAZ tRFS tLI tMLI tCVS tCVH tACK tACK tACK tIORDYZ CRC DA0 DA1 DA2 CS0 CS1 DMACK host STOP host HDMARDY host DSTROBE device DD 15 0 ...

Страница 171: ...a DMA Modes Note The definitions for the STOP DDMARDY and HSTROBE signal lines are not in effect until DMARQ and DMACK are asserted Figure 5 15 Initiating an Ultra DMA data out burst DMARQ device DMACK host STOP host DDMARDY device HSTROBE host DD 15 0 host DA0 DA1 DA2 CS0 CS1 tUI tACK tENV tZIORDY tUI tLI tACK tACK tDVH tDVS tDZFS ...

Страница 172: ...e that cable setting time as well as cable propagation delay shall not allow the data signals to be considered stable at the device until some time after they are driven by the host Figure 5 16 Sustained Ultra DMA data out burst HSTROBE at host HSTROBE at device DD 15 0 at host DD 15 0 at device t2CYC tCYC tCYC t2CYC tDVH tDVHIC tDVS tDVSIC tDVS tDVSIC tDVH tDVHIC tDH tDHIC tDS tDSIC tDH tDHIC tDS...

Страница 173: ... The device may negate DMARQ to request termination of the Ultra DMA burst no sooner than tRP after DDMARDY is negated 2 After negating DDMARDY the device may receive zero one two or three more data words from the host Figure 5 17 Device pausing an Ultra DMA data out burst DMARQ device DMACK host STOP host DDMARDY device HSTROBE host DD 15 0 host tRP tRFS ...

Страница 174: ...MA Modes Note The definitions for the STOP DDMARDY and HSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated Figure 5 18 Host terminating an Ultra DMA data out burst DMARQ device DMACK host STOP host DDMARDY device HSTROBE host DD 15 0 host tLI tLI tSS tLI tMLI tACK tIORDYZ tACK tACK tCVH tCVS CRC DA0 DA1 DA2 CS0 CS1 ...

Страница 175: ...Modes Note The definitions for the STOP DDMARDY and HSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated Figure 5 19 Device terminating an Ultra DMA data out burst DMARQ device DMACK host STOP host DDMARDY device HSTROBE host DD 15 0 host DA0 DA1 DA2 CS0 CS1 tLI tLI tRP tRFS tMLI tMLI tCVS tCVH tIORDYZ tACK tACK tACK CRC ...

Страница 176: ...set 2 Master and slave devices are present 2 drives configuration tP Clear Reset Slave device Master device tN DASP PDIAG BSY BSY DASP tQ tR tS Symbol Timing parameter Min Max Unit tM Pulse width of RESET 25 µs tN Time from RESET negation to BSY set 400 ns tP Time from RESET negation to DASP or DIAG negation 1 ms tQ Self diagnostics execution time 30 s tR Time from RESET negation to DASP assertion...

Страница 177: ...This page is intentionally left blank ...

Страница 178: ...Address Translation 6 3 Power Save 6 4 Defect Management 6 5 Read Ahead Cache 6 6 Write Cache 6 1 Device Response to the Reset This section describes how the PDIAG and DASP signals responds when the power of the IDD is turned on or the IDD receives a reset or diagnostic command ...

Страница 179: ...vice is connected After the slave device device 1 releases its own power on reset state the slave device shall report its presence and the result of power on diagnostics to the master device as described below DASP signal Asserted within 400 ms and negated after the first command is received from the host or within 31 seconds or after executing software reset which ever comes first PDIAG signal Ne...

Страница 180: ...e master device recognizes that no slave device is connected After the slave device receives the hardware reset the slave device shall report its presence and the result of the self diagnostics to the master device as described below DASP signal Asserted within 400 ms and negated after the first command is received from the host or within 31 seconds or after executing software reset which ever com...

Страница 181: ... presence and the result of the self diagnostics to the master device as described below PDIAG signal negated within 1 ms and asserted within 30 seconds then negated within 31 seconds When the IDD is set to a slave device the IDD asserts the DASP signal when negating the PDIAG signal and negates the DASP signal when asserting the PDIAG signal Max 31 sec Max 30 sec Max 1 ms If the slave device is p...

Страница 182: ...CE DIAGNOSTIC command it shall report the result of the self diagnostics to the master device as described below PDIAG signal negated within 1 ms and asserted within 5 seconds then negated within 6 seconds When the IDD is set to a slave device the IDD asserts the DASP signal when negating the PDIAG signal and negates the DASP signal when asserting the PDIAG signal Max 6 sec Max 5 sec Max 1 ms If t...

Страница 183: ... mode The parameters in Table 6 1 are called BIOS specification Table 6 1 Default parameters Parameters logical Formatted capacity MB Number of cylinders Number of heads Number of sectors track MPG3102AT 10 248 16 383 16 63 MPG3153AT 15 371 MPG3204AT 20 496 MPG3307AT 30 743 MPG3409AT 40 992 As long as the formatted capacity of the IDD does not exceed the value shown on Table 6 1 the host can freel...

Страница 184: ...ctor from the last sector of the current physical sector Figure 6 5 shows an example assuming there is no track skew LS 63 LH2 LH1 LH0 LS 2 LS 1 LS 1 798 797 796 190 189 64 63 62 3 2 34 33 1 1 127 126 Physical sector Physical sector ex Zone 0 Physical parameter Physical sector 1 to 798 For the rest 2 spare sectors Specification of INITIALIZE DEVICE PARAMETERS command Logical head LH 0 to 15 Logica...

Страница 185: ... sector 1 to 798 Physical cylinder 0 Physical head 0 LBA 1595 LBA 1594 LBA 1593 LBA 1592 3 2 1 Physical cylinder 0 Physical head 1 LBA 800 LBA 799 LBA 798 798 797 796 795 798 797 Figure 6 6 Address translation example in LBA mode 6 3 Power Save The host can change the power consumption state of the device by issuing a power command to the device 6 3 1 Power save mode There are four types of power ...

Страница 186: ...s turned off and the spindle motor is stopped The device can receive commands through the interface However if a command with disk access is issued response time to the command under the standby mode takes longer than the active or Idle mode because the access to the disk medium cannot be made immediately The drive enters the standby mode under the following conditions A STANDBY or STANDBY IMMEDIA...

Страница 187: ...command is issued Issued commands are invalid ignored in this mode 6 3 2 Power commands The following commands are available as power commands IDLE IDLE IMMEDIATE STANDBY STANDBY IMMEDIATE SLEEP CHECK POWER MODE 6 4 Defect Management Defective sectors of which the medium defect location is registered in the system space are replaced with spare sectors in the formatting at the factory shipment All ...

Страница 188: ...p processing A defective sector is not used and is skipped and a logical sector address is assigned to the subsequent normal sector physically adjacent sector to the defective sector When defective sector is present the sector slip processing is performed in the formatting Figure 6 7 shows an example where physical sector 5 is defective on head 0 in cylinder 0 2 1 Index Head 0 Defective sector If ...

Страница 189: ...cylinder instead of sector 5 When an access request to sectors next to sector 5 is specified the device seeks to cylinder 0 head 0 and continues the processing Defective sector is assigned to unassigned sector unused Sector logical Sector physical Alternate cylinder 2 1 4 3 6 7 798 797 Figure 6 8 Alternate cylinder assignment 3 Automatic alternate assignment The device performs the automatic assig...

Страница 190: ...eed 6 5 1 Data buffer configuration The device has a 512 KB or 2 048 KB data buffer The buffer is used by divided into two and other commands parts for MPU work for read cache of read commands and other commands see Figure 6 9 for R W command for MPU work 432 KB 442 368 bytes 80 KB 81 920 bytes 512 KB 524 288 bytes for R W command for MPU work 1 968 KB 2 015 232 bytes 80 KB 81 920 bytes 2 048 KB 2...

Страница 191: ...aching operation The following data are object of caching operation 1 Read ahead data read from the disk medium in the data buffer after completion of the command that are object of caching operation 2 Data transferred to the host system once by requesting with the command that are object of caching operation When the sector data requested by the host does not finish storing in the buffer for read...

Страница 192: ...segment Segment for read DAP HAP 2 Transfers the requested data that already read to the host system with reading the requested data from the disk media Read requested data Stores the read requested data upto this point Empty area DAP HAP 3 After reading the requested data and transferring the requested data to the host system had been completed the disk drive continues to read till a certain amou...

Страница 193: ... DAP and HAP to the sequential address of the last read command and reads the requested data Empty data Mis hit data 2 The disk drive transfers the requested data that is already read to the host system with reading the requested data Requested data DAP HAP Mis hit data Empty data 3 After completion of the reading and transferring the requested data to the host system the disk drive performs the r...

Страница 194: ...sferring data to the host system 1 In the case that the contents of buffer is as follows at receiving a read command Start LBA Last LBA DAP HAP Completion of transferring requested data Hit data Read ahead data 2 The disk drive starts the read ahead operation to the empty area that becomes vacant by data transfer at the same time as the disk drive starts transferring hit data DAP HAP Hit data New ...

Страница 195: ...s for example and the previous command is a sequential read command the disk drive sets the HAP to the address of which the hit data is stored HAP set to hit position for data transfer Last position at previous read command Last position at previous read command Cache data Full hit data Cache data 2 The disk drive transfers the requested data but does not perform the read ahead operation stopped H...

Страница 196: ...tored and sets the DAP to the address just after the partially hit data HAP DAP Partially hit data Lack data 2 The disk drive starts transferring partially hit data and reads lack data from the disk media at the same time stopped HAP Requested data to be transferred DAP Partially hit data Lack data ...

Страница 197: ...vious command had been completed the latency time occurs to search the target sector If the received command is not a sequential write the drive receives data of sectors requested by the host system as same as sequential write The drive generates the interrupt of command complete after completion of data transfer requested by the host system Received data is processed after completion of the write...

Страница 198: ...n is enabled the transferred data from the host by the WRITE SECTOR S is not completely written on the disk medium at the time that the interrupt of command complete is generated When the unrecoverable error occurs during the write operation the command execution is stopped Then when the drive receives the next command it generates an interrupt of abnormal end However an interrupt of abnormal end ...

Страница 199: ...PDJUR 0DGULG 63 1 7 8 768 8675 0 7 XOLXV YHQXH QU HOKL 5RDG 1RUWK 5 GH 1 6 8675 7 8 768 21 21 7 LQFROQ RXVH LQJ V 5RDG 7DLNRR 3ODFH VODQG DVW RQJ RQJ 7 8 768 25 7 RU R LQDQFH HQWHU OGJ RXO R RQJ RXQJ XQJ3R X 6HRXO 5HSXEOLF RI 25 7 8 768 20387 56 6 1 325 37 7 6FLHQFH 3DUN 5RDG 7 7 3 5 6 1 325 6 1 3 5 6LQJDSRUH 7 8 768 7 1 7 XQ 7DL HQWHU 7XQ ZD 1RUWK 5RDG VW 6HF 7DLSHL 7 1 7 8 768 6 67 06 86 1 66 0 ...

Страница 200: ...UDWLQJ RI WKLV SXEOLFDWLRQ KDW LV RXU RFFXSDWLRQ RXU RWKHU FRPPHQWV PD EH HQWHUHG KHUH 3OHDVH EH VSHFLILF DQG JLYH SDJH SDUDJUDSK DQG OLQH QXPEHU UHIHUHQFHV ZKHUH DSSOLFDEOH RXU 1DPH 5HWXUQ GGUHVV 6DOHV 2SHUDWLQJ QVWDOOLQJ 0DLQWDLQLQJ HDUQLQJ 5HIHUHQFH DLU 3RRU 9HU RRG RRG 9HU 3RRU XOO FRYHUHG HOO OOXVWUDWHG 7KDQN RX IRU RXU LQWHUHVW 3OHDVH VHQG WKLV VKHHW WR RQH RI WKH DGGUHVVHV LQ D OHIW SDJH HO...

Страница 201: ......

Отзывы:

Нет отзывов