![Freescale Semiconductor Energy Efficient Solutions Xtrinsic MMA8452Q Скачать руководство пользователя страница 39](http://html1.mh-extra.com/html/freescale-semiconductor/energy-efficient-solutions-xtrinsic-mma8452q/energy-efficient-solutions-xtrinsic-mma8452q_data-sheet-technical-data_2330613039.webp)
MMA8452Q
Sensors
Freescale Semiconductor, Inc.
39
0x2C: CTRL_REG3 Interrupt Control Register
IPOL
bit selects the polarity of the interrupt signal. When IPOL is ‘0’ (default value) any interrupt event will signaled with a
logical 0.
PP_OD
bit configures the interrupt pin to Push-Pull or in Open Drain mode. The default value is 0 which corresponds to Push-
Pull mode. The Open Drain configuration can be used for connecting multiple interrupt signals on the same interrupt line.
0x2D: CTRL_REG4 Register (Read/Write)
The corresponding functional block interrupt enable bit allows the functional block to route its event detection flags to the
system’s interrupt controller. The interrupt controller routes the enabled functional block interrupt to the INT1 or INT2 pin.
0x2C: CTRL_REG3 Register (Read/Write)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0
WAKE_TRANS
WAKE_LNDPRT
WAKE_PULSE
WAKE_FF_MT
0
IPOL
PP_OD
Table 60. CTRL_REG3 Description
WAKE_TRANS
0: Transient function is bypassed in SLEEP mode. Default value: 0.
1: Transient function interrupt can wake up system
WAKE_LNDPRT
0: Orientation function is bypassed in SLEEP mode. Default value: 0.
1: Orientation function interrupt can wake up system
WAKE_PULSE
0: Pulse function is bypassed in SLEEP mode. Default value: 0.
1: Pulse function interrupt can wake up system
WAKE_FF_MT
0: Freefall/Motion function is bypassed in SLEEP mode. Default value: 0.
1: Freefall/Motion function interrupt can wake up
IPOL
Interrupt polarity ACTIVE high, or ACTIVE low. Default value: 0.
0: ACTIVE low; 1: ACTIVE high
PP_OD
Push-Pull/Open Drain selection on interrupt pad. Default value: 0.
0: Push-Pull; 1: Open Drain
0x2D: CTRL_REG4 Register (Read/Write)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
INT_EN_ASLP
0
INT_EN_TRANS
INT_EN_LNDPRT
INT_EN_PULSE
INT_EN_FF_MT
0
INT_EN_DRDY
Table 61. Interrupt Enable Register Description
Interrupt Enable
Description
INT_EN_ASLP
Interrupt Enable. Default value: 0.
0: Auto-SLEEP/WAKE interrupt disabled; 1: Auto-SLEEP/WAKE interrupt enabled.
INT_EN_TRANS
Interrupt Enable. Default value: 0.
0: Transient interrupt disabled; 1: Transient interrupt enabled.
INT_EN_LNDPRT
Interrupt Enable. Default value: 0.
0: Orientation (Landscape/Portrait) interrupt disabled.
1: Orientation (Landscape/Portrait) interrupt enabled.
INT_EN_PULSE
Interrupt Enable. Default value: 0.
0: Pulse Detection interrupt disabled; 1: Pulse Detection interrupt enabled
INT_EN_FF_MT
Interrupt Enable. Default value: 0.
0: Freefall/Motion interrupt disabled; 1: Freefall/Motion interrupt enabled
INT_EN_DRDY
Interrupt Enable. Default value: 0.
0: Data Ready interrupt disabled; 1: Data Ready interrupt enabled
Содержание Energy Efficient Solutions Xtrinsic MMA8452Q
Страница 46: ...MMA8452Q Sensors 46 Freescale Semiconductor Inc 8 3 Package Description CASE 2077 02 ISSUE A 16 LEAD QFN...
Страница 47: ...MMA8452Q Sensors Freescale Semiconductor Inc 47 PACKAGE DIMENSIONS CASE 2077 02 ISSUE A 16 LEAD QFN...
Страница 48: ...MMA8452Q Sensors 48 Freescale Semiconductor Inc PACKAGE DIMENSIONS CASE 2077 02 ISSUE A 16 LEAD QFN...