Fastwel DIC324, Руководство пользователя

Страница: 15 / 44

User Manual DIC324
P
C
1
0
4
+
(I
S
A
)
IS
A
B
U
F
F
E
R
S
O
P
T
O
Iso
la
tio
n
O
P
T
O
Iso
la
tio
n
S
w
it
ch
e
s
D
O
X
P
1
1
D
I
X
P
1
0
2 Functional description
2.1 Module block diagram
Block diagram of the module is shown in
Fig. 2-1
SPI
DI 1...16
ISA 8bit ISA 8bit 3.3V
Level
FPGA
(BASE
)
Local
BUS
FPGA
DO 1...8
Base
Address
Switch
Fig. 2-1: Block diagram of DIC324
The module's block diagram contains main functional elements:
–
FPGA (BASE)
– System FPGA Xilinx XC6SLX4-2CSG225I;
–
FPGA1
– User FPGA Xilinx XC6SLX4-2CSG225I;
–
PC104+ (ISA)
– edge connector of 8-bit ISA bus;
–
Digital_Inputs (DI)
– digital input connector (XP10);
–
Digital_Outputs (DO)
– digital output connector (XP11);
–
OPTO Isolation
– are output buffers with galvanic isolation;
–
Switches
– are the switches for load commutating.
15